Systems and methods for determining effective capacitance to facilitate a timing analysis
First Claim
1. A method for timing analysis using a processor, comprising:
- using the processor to determine an impedance profile of a coupling between at least a first inter-level via (ILV) and one of the group consisting of a second ILV and a device as a function of at least different frequency values, wherein the impedance profile includes a plurality of impedance values corresponding to respective frequency values;
determining an effective capacitance value corresponding to each respective impedance value;
providing at least one table with respective impedance values and respective effective capacitance values for each respective frequency value; and
conducting an RC extraction of a design layout of an ILV circuit using the populated table and based on determined effective capacitance values therein.
0 Assignments
0 Petitions
Accused Products
Abstract
A method for timing analysis includes using the processor to determine an impedance profile of a coupling between at least a first inter-level via (ILV) and a second ILV or a device, as a function of at least different frequency values. The impedance profile includes a plurality of impedance values corresponding to respective frequency values. An effective capacitance value corresponding to each respective impedance value is determined. At least one table is provided with respective impedance values and respective effective capacitance values for each respective frequency value. An RC extraction of a design layout of an ILV circuit is conducted using the populated table and based on determined effective capacitance values.
-
Citations
20 Claims
-
1. A method for timing analysis using a processor, comprising:
-
using the processor to determine an impedance profile of a coupling between at least a first inter-level via (ILV) and one of the group consisting of a second ILV and a device as a function of at least different frequency values, wherein the impedance profile includes a plurality of impedance values corresponding to respective frequency values; determining an effective capacitance value corresponding to each respective impedance value; providing at least one table with respective impedance values and respective effective capacitance values for each respective frequency value; and conducting an RC extraction of a design layout of an ILV circuit using the populated table and based on determined effective capacitance values therein. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system comprising:
-
a non-transient machine readable storage medium storing a model that is representative of a coupling between at least two inter-level vias (“
ILVs”
) generated by an electronic design automation (“
EDA”
) tool; andan RC tool and a static timing analysis (“
STA”
) tool within the EDA tool such that the EDA tool is configured to;determine an impedance profile between the at least two ILVs as a function of at least different frequency values by using the model, wherein the impedance profile includes a plurality of impedance values corresponding to respective frequency values; determine an effective capacitance value corresponding to each respective impedance value; conduct an RC extraction of a design layout of an ILV circuit based on respective effective capacitance values to generate an RC network, where the effective capacitance values vary based on frequency and based on locations of ILVs within an IC; and use the RC network for a timing analysis. - View Dependent Claims (12, 13, 14, 15, 16)
-
-
17. At least one non-transitory computer-readable storage medium having computer-executable instructions embodied thereon, wherein, when executed by at least one processor, the computer-executable instructions cause the at least one processor to:
-
provide a model that is representative of a coupling between at least two inter-level vias (“
ILVs”
);determine an impedance profile between the at least two ILVs as a function of at least different frequency values by using the model, wherein the impedance profile includes a plurality of impedance values corresponding to respective frequency values; determine an effective capacitance value corresponding to each respective impedance value; store at least one table with respective impedance values and respective effective capacitance values for each respective frequency value, the stored impedance values and effective capacitance values accessible by the at least one processor; and conduct an RC extraction of a design layout of an ILV circuit based on the effective capacitance values in the table to generate an RC network. - View Dependent Claims (18, 19, 20)
-
Specification