Receive data flow path using a single FEC decoder

• US 9,106,265 B2
• Filed: 11/04/2011
• Issued: 08/11/2015
• Est. Priority Date: 11/04/2011
• Status: Active Grant

• Current Assignee: Silicon Laboratories Incorporated
• Original Assignee: Silicon Laboratories Incorporated
• Inventors: Nicolas, Frederic, Souloumiac, Olivier, Rault, David
• Primary Examiner(s): Decady, Albert
• Assistant Examiner(s): Ahmed, Enam
• Application Number:
  US13/289,390
• Publication Number:
  US 20130117624A1
• Time in Patent Office: 1,376 Days
• Field of Search: 714/755
• US Class Current: 1/1
• CPC Class Codes: H03M 13/1105 Decoding
• CPC Class Codes: H03M 13/152 Bose-Chaudhuri-Hocquenghem [BCH] codes
• CPC Class Codes: H03M 13/27 using interleaving techniques
• CPC Class Codes: H03M 13/2906 using block codes H03M13/2957 takes precedence
• CPC Class Codes: H03M 13/6552 DVB-T2
• CPC Class Codes: H04L 1/0045 Arrangements at the receiver end
• CPC Class Codes: H04L 1/0057 Block codes H04L1/0061, H04L1/0064 take precedence
• CPC Class Codes: H04L 1/0071 Use of interleaving interleaving per se H03M13/27
• CPC Class Codes: H04L 1/0072 Error control for data other than payload data, e.g. control data

Abstract

Data flow control in a television receiver controls the output of the frequency deinterleaver (FDI) and the time deinterleaver (TDI) to prioritize processing control information having transmission parameters needed for processing data, thereby facilitating use of one FEC decoder.

Claims

1. A receiver comprising:

a frequency deinterleaver (FDI) coupled to receive data and control information including transmission parameters associated with the data and supply frequency deinterleaved cells corresponding to the data and frequency deinterleaved cells corresponding to the control information;

a time deinterleaver (TDI) to generate forward error correction (FEC) blocks based on the frequency deinterleaved cells;

a forward error correction (FEC) circuit coupled to the time deinterleaver to apply forward error correction to the FEC blocks and coupled to the frequency deinterleaver to apply forward error correction to the control information; and

control logic to control outputs from the frequency deinterleaver and the time deinterleaver to prioritize processing of the control information in the FEC circuit over processing of FEC blocks.

2. The receiver as recited in claim 1 wherein the forward error correction circuit includes a BCH decoder and a low density parity code (LDPC) decoder and wherein processing of the control information is prioritized without interrupting decoding by the LDPC and BCH decoder.

3. The receiver as recited in claim 1 wherein the control logic is associated with a deframer that is coupled to receive frequency deinterleaved data cells and frequency deinterleaved common cells from the frequency deinterleaver and to supply the frequency deinterleaved data and common cells to the time deinterleaver, the common cells and data cells corresponding to common physical layer pipes (PLPs) and data PLPs, respectively.

4. The receiver as recited in claim 1 further comprising a bit deinterleaver and a bit deinterleaver memory, wherein the bit deinterleaver memory is utilized to perform padding insertion and de-puncturing on L1-pre and L1-post signalling.

5. The receiver as recited in claim 1 wherein control logic is configured to stop output of the time deinterleaver in response to an indication of a start of a frame in order to make the forward error correction circuit available for the control information.

6. The receiver as recited in claim 1 wherein control logic is configured to stop output of the time deinterleaver a programmable time period after an indication of a start of a frame in order to make the forward error correction circuit available for the control information.

7. The receiver as recited in claim 1 wherein the control logic is configured to stop the time deinterleaver to allow for processing by the FEC circuit of the control information by allowing the time deinterleaver to finish outputting a current FEC block which is being time deinterleaved by the time deinterleaver.

8. The receiver as recited in claim 1 wherein the control logic is configured to stop the time deinterleaver regardless of whether the time deinterleaver has finished outputting a current FEC block which is being time deinterleaved by the time deinterleaver in order to make the forward error correction circuit available for the control information.

9. The receiver as recited in claim 1 wherein the control logic is configured to stop the time deinterleaver according to a number of cells that have been output by the time deinterleaver of a current FEC block.

10. The receiver as recited in claim 9 wherein if the number of cells is above a threshold number, the TDI is allowed to finish outputting the current FEC block and if it is below the threshold number, the TDI output is stopped.

11. The receiver as recited in claim 1 wherein stopping output of the time deinterleaver before a current FEC block is completely output by the time deinterleaver causes processing of the current FEC block by a bit deinterleaver to be stopped.

12. The apparatus as recited in claim 1 wherein the FEC circuit includes a BCH decoder, the BCH decoder including a first memory associated with decoding control information, and a second memory associated with decoding data.

13. A receiver comprising:

a frequency deinterleaver (FDI);

a time deinterleaver (TDI) coupled to receive data from the FDI and including a time deinterleaver memory;

a forward error correction circuit coupled to the time deinterleaver;

a dejitter buffer coupled to the forward error correction circuit, the dejitter buffer having a first memory portion for a first data type and a second memory portion for a second data type, wherein the dejitter buffer is configured to monitor the first and second memory portions of the dejitter buffer to supply a control signal to stop output of the time deinterleaver if at least one of the memory portions of the dejitter buffer has an amount of data above a threshold.

14. The receiver as recited in claim 13 wherein the dejitter buffer is responsive to which of the first and second memory portions of the dejitter buffer are above the threshold to stop output of a corresponding one of the first and second data types, and when output of a first data type is stopped in the time deinterleaver, the time deinterleaver outputs the second data type.

15. The receiver as recited in claim 13 further comprising:

control logic associated with the time deinterleaver to determine an available storage in the time deinterleaver memory and to supply a control signal to temporarily stop outputting of the data from the frequency deinterleaver if the available storage in the time deinterleaver memory is below a threshold.

16. A method of processing data and control information in received television signals comprising:

receiving an indication of a start of a frame that includes the data and control information;

stopping output from a time deinterleaver (TDI) of forward error correction (FEC) blocks associated with the data in response to the indication in order to make a forward error correction (FEC) circuit available for processing the control information;

sending a request to a frequency deinterleaver to output the control information; and

sending a control signal to the time deinterleaver to resume outputting the data when the control information has been processed by the forward error correction circuit to thereby allow the FEC circuit to process the FEC blocks associated with the data.

17. The method as recited in claim 16 further comprising stopping output of the time deinterleaver a programmable time period after the indication of the start of a frame.

18. The method as recited in claim 16 further comprising stopping the output from the time deinterleaver according to a number of cells that have been output by the time deinterleaver of a current FEC block.

19. The method as recited in claim 16 wherein if the number of cells is above a threshold number, the TDI finishes outputting the current FEC block before stopping and if the number of cells is below the threshold number, the TDI output is stopped before finishing outputting of the FEC block.

20. A method comprising:

receiving data of a first data type and a second data type from a time deinterleaver at a dejitter buffer memory;

monitoring a first portion of the dejitter buffer memory, the first portion for data of the first data type and monitoring a second portion of the dejitter buffer memory, the second portion of the dejitter buffer for data of the second data type;

supplying an asserted first control signal to the time deinterleaver to stop upstream generation of data of the first data type if the first portion of the dejitter buffer memory has an amount of data of the first data type above a first threshold, thereby indicating a potential overflow condition;

stopping upstream generation of data of the first data type in the time deinterleaver responsive to the asserted first control signal;

supplying an asserted second control signal to the time deinterleaver to stop upstream generation of data of the second type if the second portion of the dejitter buffer memory has an amount of data of the second data type that is above a second threshold; and

stopping upstream generation of data of the second data type in the time deinterleaver responsive to the asserted second control signal.

21. The method as recited in claim 20 further comprising generating the first and second data types as respective data forward error correction (FEC) blocks and common FEC blocks, the common and data FEC blocks associated with common physical layer pipes (PLPs) and data PLPs, respectively.

22. The method as recited in claim 21 further comprising continuing generation of a data FEC block when generation of a common FEC block is stopped and continuing generation of a common FEC block when generation of a data FEC block is stopped.

23. The method as recited in claim 21 further comprising determining an output rate of FEC blocks from the time deinterleaver according to a programmable value.

24. The method as recited in claim 23 further comprising determining a forward error correction processing rate according to a second programmable value.