Pre-processed information embedding system
First Claim
1. A method for reducing perceptible artifacts in a content embedded with watermarks, the method comprising:
- obtaining a first segment of a host content that includes a first logical value embedded therein;
obtaining a second segment of the host content that includes a second logical embedded therein, the second logical value being different from the first logical value, the second segment being adjacent to the first segment of the host content; and
using a processor that is at least partially implemented in hardware to modify the host content at a boundary location of the first and the second segments in accordance with a transition function to suppress transitions in the host content at the boundary location caused by the different logical values embedded in the first and the second segments of the host content.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and devices are provided for reducing perceptible artifacts in a host content when the host contend is embedded with watermarks. In one method, a first segment of a host content that includes a first logical value is obtained. A second segment of the host content that includes a second logical embedded therein is also obtained. The second logical value is different from the first logical value, and the second segment is adjacent to the first segment of the host content. The host content at a boundary location of the first and the second segments is modified according to a transition function to suppress transitions in the host content at the boundary location caused by the different logical values embedded in the first and the second segments of the host content.
659 Citations
26 Claims
-
1. A method for reducing perceptible artifacts in a content embedded with watermarks, the method comprising:
-
obtaining a first segment of a host content that includes a first logical value embedded therein; obtaining a second segment of the host content that includes a second logical embedded therein, the second logical value being different from the first logical value, the second segment being adjacent to the first segment of the host content; and using a processor that is at least partially implemented in hardware to modify the host content at a boundary location of the first and the second segments in accordance with a transition function to suppress transitions in the host content at the boundary location caused by the different logical values embedded in the first and the second segments of the host content. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A device, comprising:
-
a processor; and a memory comprising processor executable code, the processor executable code when executed by the processor causes the device to; obtain a first segment of a host content that includes a first logical value embedded therein; obtain a second segment of the host content that includes a second logical embedded therein, the second logical value being different from the first logical value, the second segment being adjacent to the first segment of the host content; and modify the host content at a boundary location of the first and second segments in accordance with a transition function to suppress transitions in the host content at the boundary location caused by the different logical values embedded in the first and the second segments of the host content. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
Specification