Memory control circuit and method of controlling data reading process of memory module
First Claim
1. A memory control circuit, for controlling a data reading process of a memory module, during which the memory module transmitting a data signal and a data strobe signal that is used to recover the data signal to the memory control circuit, the data strobe signal comprising a preamble part, and the memory control circuit comprising:
- a clock generating circuit for generating a clock;
a control unit coupled to the memory module and the clock generating circuit for controlling an impedance matching circuit of the memory module and generating an enabling signal according to the clock; and
a sampling circuit coupled to the control unit for sampling the data strobe signal according to the enabling signal to generate a sampling result;
wherein, the control unit first control the impedance matching circuit to make the data strobe signal keep at a fixed level before the preamble part and then controls the sampling circuit to sample the data strobe signal according to the enabling signal, and adjusts an enabling time of the enabling signal according to the sampling result and starts the process of recovering the data signal according to the enabling signal.
1 Assignment
0 Petitions
Accused Products
Abstract
This invention discloses a memory control circuit and method of controlling a data reading process of a memory module. In the data reading process, the memory module transmits a data signal and a data strobe signal used to recover the data signal. The data strobe signal includes a preamble part. The method includes steps of: controlling an impedance matching circuit of the memory module so that the data strobe signal is kept at a fixed level before the preamble part; generating a clock; generating an enabling signal according to the clock; sampling the data strobe signal according to the enabling signal to generate a sampled result; adjusting an enabling time of the enabling signal according to the sampled result; and starting a data recovering process for the data signal according to the enabling signal.
-
Citations
20 Claims
-
1. A memory control circuit, for controlling a data reading process of a memory module, during which the memory module transmitting a data signal and a data strobe signal that is used to recover the data signal to the memory control circuit, the data strobe signal comprising a preamble part, and the memory control circuit comprising:
-
a clock generating circuit for generating a clock; a control unit coupled to the memory module and the clock generating circuit for controlling an impedance matching circuit of the memory module and generating an enabling signal according to the clock; and a sampling circuit coupled to the control unit for sampling the data strobe signal according to the enabling signal to generate a sampling result; wherein, the control unit first control the impedance matching circuit to make the data strobe signal keep at a fixed level before the preamble part and then controls the sampling circuit to sample the data strobe signal according to the enabling signal, and adjusts an enabling time of the enabling signal according to the sampling result and starts the process of recovering the data signal according to the enabling signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of controlling a data reading process of a memory module, in the data reading process, the memory module transmitting a data signal and a data strobe signal that is used to recovery the data signal, and the data strobe signal comprising a preamble part, and the method comprising:
-
controlling an impedance matching circuit of the memory module to make the data strobe signal keep at a fixed level before the preamble part; generating a clock; generating an enabling signal according to the clock; sampling the data strobe signal according to the enabling signal to generate a sampling result; adjusting an enabling time of the enabling signal according to the sampling result; and starting a process of recovering the data signal according to the enabling signal. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification