Phase locking for multiple serial interfaces
First Claim
1. An apparatus comprising:
- a bidirectional low-voltage differential signaling (LVDS) interface coupled between first and second terminals each having a receiver and a transmitter for data communication;
a phase locked loop coupled to said second receiver and to said second transmitter at said second terminal;
a sync word generator forming a sync word for transmission by said second transmitter;
a reference clock coupled to said first receiver at said first terminal; and
a phase selector for selecting a phase of a signal derived from said reference clock, said selected phase signal being coupled to said first transmitter and communicated to said phase locked loop for synchronizing said second receiver and said second transmitter, said phase selector being controlled responsive to said sync word received by said first receiver from said second transmitter.
1 Assignment
0 Petitions
Accused Products
Abstract
An arrangement is described which reduces the number of phase locked loops (PLLs) required in a typical high speed serial interface system. A reference clock is sent from a transmitter on a main board to a receiver on a system board, which employs a PLL that also drives a transmitter on the system board. The transmitter on the system board transmits a data signal to a receiver on the main board which does not require a PLL. Rather, the receiver on the main board is clocked with a static-phase, master reference clock, and the phase of the reference clock sent from the main board is controlled so as to achieve synchronism of the data signal received by the main board receiver using the static-phase, master reference clock. In this way, each high speed serial interface loop between the main board and the individual system boards is controllably adjusted in phase, compensating for interconnection path lengths and providing synchronism between the received signal and the common, static-phase, master reference clock which supplies all the main controller board receivers.
-
Citations
23 Claims
-
1. An apparatus comprising:
-
a bidirectional low-voltage differential signaling (LVDS) interface coupled between first and second terminals each having a receiver and a transmitter for data communication; a phase locked loop coupled to said second receiver and to said second transmitter at said second terminal; a sync word generator forming a sync word for transmission by said second transmitter; a reference clock coupled to said first receiver at said first terminal; and a phase selector for selecting a phase of a signal derived from said reference clock, said selected phase signal being coupled to said first transmitter and communicated to said phase locked loop for synchronizing said second receiver and said second transmitter, said phase selector being controlled responsive to said sync word received by said first receiver from said second transmitter. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A method comprising:
-
transmitting a first clock signal from a first terminal to a second terminal; adding a sync signal to data for transmission; transmitting the data and the sync signal from the second terminal to the first terminal in accordance with the first clock signal; receiving the data and the sync signal at the first terminal in accordance with a second clock signal, said first clock signal having a different phase than said second clock signal; and controlling a phase of the first clock signal to synchronize data received at the first terminal with the second clock signal, the phase of the first clock signal being controlled responsive to the sync signal received by said first terminal. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
Specification