Apparatus for reducing write minimum supply voltage for memory
First Claim
Patent Images
1. An apparatus comprising:
- a memory element having cross-coupled inverters coupled to a first supply node;
a power device coupled to the first supply node and a second supply node, the second supply node coupled to a power supply;
a first access device having a gate terminal coupled to a word-line, a first terminal coupled to the memory element, and a second terminal coupled to a first bit-line which is operable to be pre-discharged to a logical low level prior to write operation; and
a second access device having a gate terminal coupled to the word-line, a first terminal coupled to the memory element, and a second terminal coupled to a second bit-line which is operable to be pre-discharged to a logical low level prior to the write operation, wherein the first and second bit-lines are differential bit-lines, and wherein both the first and second bit-lines are operable to be pre-discharged to a logical low level prior to the write operation such that the power supply on the first supply node exhibits self-induced reduction.
2 Assignments
0 Petitions
Accused Products
Abstract
Described is an apparatus for self-induced reduction in write minimum supply voltage for a memory element. The apparatus comprises: a memory element having cross-coupled inverters coupled to a first supply node; a power device coupled to the first supply node and a second supply node, the second supply node coupled to power supply; and an access device having a gate terminal coupled to a word-line, a first terminal coupled to the memory element, and a second terminal coupled to a bit-line which is operable to be pre-discharged to a logical low level prior to write operation.
-
Citations
33 Claims
-
1. An apparatus comprising:
-
a memory element having cross-coupled inverters coupled to a first supply node; a power device coupled to the first supply node and a second supply node, the second supply node coupled to a power supply; a first access device having a gate terminal coupled to a word-line, a first terminal coupled to the memory element, and a second terminal coupled to a first bit-line which is operable to be pre-discharged to a logical low level prior to write operation; and a second access device having a gate terminal coupled to the word-line, a first terminal coupled to the memory element, and a second terminal coupled to a second bit-line which is operable to be pre-discharged to a logical low level prior to the write operation, wherein the first and second bit-lines are differential bit-lines, and wherein both the first and second bit-lines are operable to be pre-discharged to a logical low level prior to the write operation such that the power supply on the first supply node exhibits self-induced reduction. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 31, 32, 33)
-
-
13. An apparatus comprising:
-
a power device having a p-type transistor operable to supply power supply to a first supply node; and an Static Random Access Memory (SRAM) coupled to the first supply node, the SRAM having at least two access devices having their corresponding gate terminals coupled to a word-line, the at least two access devices having their corresponding first terminals coupled to cross-coupled inverters of the SRAM, and the at least two access devices having their corresponding second terminals coupled to complementary bit-lines which are operable to be pre-discharged to a logical low level prior to write operation, wherein both bit-lines of the complementary bit-lines are operable to be pre-discharged to a logical low level prior to the write operation such that the power supply on the first supply node exhibits self-induced reduction. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
-
21. A system comprising:
-
a processor having memory comprising; a memory element having cross-coupled inverters coupled to a first supply node; a power device coupled to the first supply node and a second supply node, the second supply node coupled to a power supply; a first access device having a gate terminal coupled to a word-line, a first terminal coupled to the memory element, and a second terminal coupled to a first bit-line which is operable to be pre-discharged to a logical low level prior to write operation; and a second access device having a gate terminal coupled to the word-line, a first terminal coupled to the memory element, and a second terminal coupled to a second bit-line which is operable to be pre-discharged to a logical low level prior to the write operation, wherein the first and second bit-lines are differential bit-lines, and wherein both the first and second bit-lines are operable to be pre-discharged to a logical low level prior to the write operation such that the power supply on the first supply node exhibits self-induced reduction; and a wireless interface communicatively coupled to the processor to allow the processor to communicate with other devices. - View Dependent Claims (22, 23, 24, 25)
-
-
26. A system comprising:
a processor having a memory comprising; a power device having a p-type transistor to supply power supply to a first supply node; and an Static Random Access Memory (SRAM) coupled to the first supply node, the SRAM having at least two access devices having their corresponding gate terminals coupled to a word-line, the at least two access devices having their corresponding first terminals coupled to cross-coupled inverters of the SRAM, and the at least two access devices having their corresponding second terminals coupled to complementary bit-lines which are operable to be pre-discharged to a logical low level prior to write operation, wherein both bit-lines of the complementary bit-lines are operable to be pre-discharged to a logical low level prior to the write operation such that the power supply on the first supply node exhibits self-induced reduction; and a wireless interface communicatively coupled to the processor to allow the processor to communicate with other devices. - View Dependent Claims (27, 28, 29, 30)
Specification