×

3D stacking semiconductor device and manufacturing method thereof

  • US 9,165,823 B2
  • Filed: 01/08/2013
  • Issued: 10/20/2015
  • Est. Priority Date: 01/08/2013
  • Status: Active Grant
First Claim
Patent Images

1. A 3D stacking semiconductor device, comprising:

  • N layers of stacking structures, each of the stacking structures including;

    a conductive layer, wherein N is a positive number; and

    an insulating layer, wherein the conductive layers and the insulating layers are interlaced and stacked; and

    N pieces of conductive lines, wherein each conductive line is electrically connected to one contact point of each conductive layer;

    wherein the contact points are arranged along a first direction to form a P stages stair structure having a single layer interval, the contact points are arranged along a second direction to form a Q stages stair structure having a P stages interval, N≦



    Q, the contact points are arranged in a matrix along the first direction and the second direction, the first direction and the second direction are parallel to a top surface of the conductive layer, the first direction is parallel to an edge of a stage in the Q stages stair structure, and an included angle between the first direction and the second direction is an acute angle.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×