Managing the configuration and functionality of a semiconductor design
First Claim
1. A computer-implemented method of generating at least a portion of an integrated circuit design, the method comprising:
- providing a user with an integrated circuit design for a processor or processor peripheral device, the integrated circuit design described by a hardware description language model;
assigning default values to a plurality of design parameters from a set of design parameters for the hardware description language model, the plurality of design parameters including at least a cache size parameter and a parameter indicating either to include or not include in the integrated circuit design an interface to memory external to the processor or processor peripheral device;
providing a graphical user interface (GUI) displaying a representation of the cache size parameter and a representation of the parameter indicating either to include or not include in the integrated circuit design the interface to memory external to the processor or processor peripheral device;
receiving, via the GUI, one or more inputs from the user for at least one of the set of design parameters to customize the integrated circuit design responsive to assigning the default values, the received set of design parameters including a cache size and an indication to include the interface to memory in the integrated circuit design;
displaying, via the GUI, a plurality of memory extensions available to an extension algorithm for inclusion in the integrated circuit design based on the indication to include the interface to memory in the integrated circuit design, the plurality of memory extensions including a load and storage memory controller, an instruction fetch memory controller, a host interface for communication with the processor or processor peripheral device, an arbitration unit for memory access, and a random access memory sequencer;
receiving, via the GUI, a selection of one or more of the plurality of memory extensions for inclusion in the integrated circuit design;
determining, using the extension algorithm, the one or more of the plurality of memory extensions that were selected via the GUI; and
generating, by a computer, an updated hardware description language model for the integrated circuit design based on the received set of design parameters and the hardware description language model, wherein the processor or processor peripheral device is fabricated based at least in part on the updated hardware description language model.
0 Assignments
0 Petitions
Accused Products
Abstract
A method of managing the configuration, design parameters, and functionality of an integrated circuit (IC) design using a hardware description language (HDL). Instructions can be added, subtracted, or generated by the designer interactively during the design process, and customized HDL descriptions of the IC design are generated through the use of scripts based on the user-edited instruction set and inputs. The customized HDL description can then be used as the basis for generating “makefiles” for purposes of simulation and/or logic level synthesis. The method further affords the ability to generate an HDL model of a complete device, such as a microprocessor or DSP. A computer program implementing the aforementioned method and a hardware system for running the computer program are also disclosed.
7 Citations
23 Claims
-
1. A computer-implemented method of generating at least a portion of an integrated circuit design, the method comprising:
-
providing a user with an integrated circuit design for a processor or processor peripheral device, the integrated circuit design described by a hardware description language model; assigning default values to a plurality of design parameters from a set of design parameters for the hardware description language model, the plurality of design parameters including at least a cache size parameter and a parameter indicating either to include or not include in the integrated circuit design an interface to memory external to the processor or processor peripheral device; providing a graphical user interface (GUI) displaying a representation of the cache size parameter and a representation of the parameter indicating either to include or not include in the integrated circuit design the interface to memory external to the processor or processor peripheral device; receiving, via the GUI, one or more inputs from the user for at least one of the set of design parameters to customize the integrated circuit design responsive to assigning the default values, the received set of design parameters including a cache size and an indication to include the interface to memory in the integrated circuit design; displaying, via the GUI, a plurality of memory extensions available to an extension algorithm for inclusion in the integrated circuit design based on the indication to include the interface to memory in the integrated circuit design, the plurality of memory extensions including a load and storage memory controller, an instruction fetch memory controller, a host interface for communication with the processor or processor peripheral device, an arbitration unit for memory access, and a random access memory sequencer; receiving, via the GUI, a selection of one or more of the plurality of memory extensions for inclusion in the integrated circuit design; determining, using the extension algorithm, the one or more of the plurality of memory extensions that were selected via the GUI; and generating, by a computer, an updated hardware description language model for the integrated circuit design based on the received set of design parameters and the hardware description language model, wherein the processor or processor peripheral device is fabricated based at least in part on the updated hardware description language model. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 20, 21, 22)
-
-
13. A computer program product for generating at least a portion of an integrated circuit design, the computer program product comprising a non-transitory computer-readable storage medium storing executable instructions, the instructions when executed by a computer system are configured to:
-
provide a user with an integrated circuit design for a processor or processor peripheral device, the integrated circuit design described by a hardware description language model; assign default values to a plurality of design parameters from a set of design parameters for the hardware description language model, the plurality of design parameters including at least a cache size parameter and a parameter indicating either to include or not include in the integrated circuit design an interface to memory external to the processor or processor peripheral device; provide a graphical user interface (GUI) displaying a representation of the cache size parameter and a representation of the parameter indicating either to include or not include in the integrated circuit design the interface to memory external to the processor or processor peripheral device; receive, via the GUI, one or more inputs from the user for at least one of the set of design parameters to customize the integrated circuit design responsive to assigning the default values, the received set of design parameters including a cache size and an indication to include the interface to memory in the integrated circuit design; display, via the GUI, a plurality of memory extensions available to an extension algorithm for inclusion in the integrated circuit design based on the indication to include the interface to memory in the integrated circuit design, the plurality of memory extensions including a load and storage memory controller, an instruction fetch memory controller, a host interface for communication with the processor or processor peripheral device, an arbitration unit for memory access, and a random access memory sequencer; receive, via the GUI, a selection of one or more of the plurality of memory extensions for inclusion in the integrated circuit design; determine, using the extension algorithm, the one or more of the plurality of memory extensions that were selected via the GUI; generate an updated hardware description language model for the integrated circuit design based on the received set of design parameters and the hardware description language model, wherein the processor or processor peripheral device is fabricated based at least in part on the updated hardware description language model. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A computer system for generating at least a portion of an integrated circuit design, the computer system comprising:
-
a computer processor; and a computer-readable storage medium storing executable instructions, the instructions when executed by the computer processor are configured to; provide a user with an integrated circuit design for a processor or processor peripheral device, the integrated circuit design described by a hardware description language model; assign default values to a plurality of design parameters from a set of design parameters for the hardware description language model, the plurality of design parameters including at least a cache size parameter and a parameter indicating either to include or not include in the integrated circuit design an interface to memory external to the processor or processor peripheral device; provide a graphical user interface (GUI) displaying a representation of the cache size parameter and a representation of the parameter indicating either to include or not include in the integrated circuit design the interface to memory external to the processor or processor peripheral device; receive, via the GUI, one or more inputs from the user for at least one of the set of design parameters to customize the integrated circuit design responsive to assigning the default values, the received set of design parameters including a cache size and an indication to include the interface to memory in the integrated circuit design; display, via the GUI, a plurality of memory extensions available to an extension algorithm for inclusion in the integrated circuit design based on the indication to include the interface to memory in the integrated circuit design, the plurality of memory extensions including a load and storage memory controller, an instruction fetch memory controller, a host interface for communication with the processor or processor peripheral device, an arbitration unit for memory access, and a random access memory sequencer; receive, via the GUI, a selection of one or more of the plurality of memory extensions for inclusion in the integrated circuit design; determine, using the extension algorithm, the one or more of the plurality of memory extensions that were selected via the GUI; and generate an updated hardware description language model for the integrated circuit design based on the received set of design parameters and the hardware description language model, wherein the processor or processor peripheral device is fabricated based at least in part on the updated hardware description language model.
-
-
23. A computer-implemented method of designing an integrated circuit from a hardware description language model, the method comprising:
-
displaying, via a graphical user interface display (GUI), (i) a representation of a cache size parameter, (ii) a representation of a parameter indicating either to include or not include in the integrated circuit an interface to memory external to the integrated circuit, and (iii) a plurality of memory extensions available to an extension algorithm for inclusion in the integrated circuit responsive to the parameter indicating inclusion of the interface to memory in the integrated circuit, the plurality of memory extensions including a load and storage memory controller, an instruction fetch memory controller, a host interface for communication with the processor or processor peripheral device, an arbitration unit for memory access, and a random access memory sequencer; and generating, by a computer, an updated hardware description language model for the integrated circuit based on the hardware description language model and a set of design parameters received via the GUI, wherein the GUI is updated to display (i) a selected representation of a value for a cache size parameter and (ii) a selected one or more of a plurality of memory extensions available to the extension algorithm for inclusion in the integrated circuit, wherein the integrated circuit is fabricated based at least in part on the updated hardware description language model.
-
Specification