Dual rail single-ended read data paths for static random access memories
First Claim
Patent Images
1. A Static Random Access Memory (SRAM) device, comprising:
- a memory cell array;
a bit line traversing the memory cell array for reading data from memory cells of the memory cell array;
a read circuit coupled to the bit line for translating data stored in a memory cell from a cell voltage of the memory cells to a peripheral voltage of an output of the SRAM device, wherein the cell voltage and the peripheral voltage share a common ground, the read circuit comprising;
a data path circuit configured to toggle a first internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on read data on the bit line and a second internal signal, and to toggle a third internal signal between a logical zero of the cell voltage and a logical one of the cell voltage based on an enable signal and the read data on the bit line;
a level shifter circuit configured to toggle the second internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the third internal signal and a reset signal; and
an output driver circuit configured to toggle the output of the SRAM device between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the first internal signal.
6 Assignments
0 Petitions
Accused Products
Abstract
Single-ended read circuits for SRAM devices are disclosed for high performance sub-micron designs. One embodiment is an SRAM device that includes a memory cell array and a bit line traversing the memory cell array for reading data from memory cells of the memory cell array. A read circuit coupled to the bit line translates data stored in a memory cell from a cell voltage of the memory cells to a peripheral voltage of an output of the SRAM device while bypassing a level shifter in the read data path.
-
Citations
11 Claims
-
1. A Static Random Access Memory (SRAM) device, comprising:
-
a memory cell array; a bit line traversing the memory cell array for reading data from memory cells of the memory cell array; a read circuit coupled to the bit line for translating data stored in a memory cell from a cell voltage of the memory cells to a peripheral voltage of an output of the SRAM device, wherein the cell voltage and the peripheral voltage share a common ground, the read circuit comprising; a data path circuit configured to toggle a first internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on read data on the bit line and a second internal signal, and to toggle a third internal signal between a logical zero of the cell voltage and a logical one of the cell voltage based on an enable signal and the read data on the bit line; a level shifter circuit configured to toggle the second internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the third internal signal and a reset signal; and an output driver circuit configured to toggle the output of the SRAM device between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the first internal signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A Static Random Access Memory (SRAM) device, comprising:
-
a memory cell array; a bit line traversing the memory cell array for reading data from memory cells of the memory cell array; a read circuit coupled to the bit line for translating data stored in a memory cell from a cell voltage of the memory cells to a peripheral voltage of an output of the SRAM device, wherein the cell voltage and the peripheral voltage share a common ground, the read circuit comprising; a data path circuit configured to toggle a first internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on read data on the bit line and a second internal signal, and to set the bit line to a logical zero based on the second internal signal and a compliment of an enable signal; a level shifter circuit configured to toggle the second internal signal between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the enable signal and a reset signal; and an output driver circuit configured to toggle the output of the SRAM device between a logical zero of the peripheral voltage and a logical one of the peripheral voltage based on the first internal signal. - View Dependent Claims (8, 9, 10, 11)
-
Specification