Capping dielectric structure for transistor gates
DCFirst Claim
Patent Images
1. A method comprising:
- forming a sacrificial non-planar transistor gate over a non-planar transistor fin;
depositing a dielectric material layer over the sacrificial non-planar transistor gate and the non-planar transistor fin;
forming non-planar transistor gate spacers from a portion of the dielectric material layer adjacent the sacrificial non-planar transistor gate;
forming a source/drain region;
removing the sacrificial non-planar transistor gate to form a gate trench between the non-planar transistor gate spacers and expose a portion of the non-planar transistor fin;
forming a gate dielectric adjacent the non-planar transistor fin within the gate trench;
depositing conductive gate material within the gate trench;
removing a portion of the conductive gate material to form a recess between the non-planar transistor gate spacers;
forming a capping dielectric structure within the recess by high density plasma depositing a dielectric material;
forming at least one dielectric material over the source/drain region, the non-planar transistor gate spacers, and the capping dielectric structure; and
forming a contact opening through the at least one dielectric material to expose at least a portion of the source/drain region.
2 Assignments
Litigations
1 Petition
Accused Products
Abstract
The present description relates to the field of fabricating microelectronic transistors, including non-planar transistors, for microelectronic devices. Embodiments of the present description relate to the formation a recessed gate electrode capped by a substantially void-free dielectric capping dielectric structure which may be formed with a high density plasma process.
58 Citations
11 Claims
-
1. A method comprising:
-
forming a sacrificial non-planar transistor gate over a non-planar transistor fin; depositing a dielectric material layer over the sacrificial non-planar transistor gate and the non-planar transistor fin; forming non-planar transistor gate spacers from a portion of the dielectric material layer adjacent the sacrificial non-planar transistor gate; forming a source/drain region; removing the sacrificial non-planar transistor gate to form a gate trench between the non-planar transistor gate spacers and expose a portion of the non-planar transistor fin; forming a gate dielectric adjacent the non-planar transistor fin within the gate trench; depositing conductive gate material within the gate trench; removing a portion of the conductive gate material to form a recess between the non-planar transistor gate spacers; forming a capping dielectric structure within the recess by high density plasma depositing a dielectric material; forming at least one dielectric material over the source/drain region, the non-planar transistor gate spacers, and the capping dielectric structure; and forming a contact opening through the at least one dielectric material to expose at least a portion of the source/drain region. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification