×

Circuits, architectures, apparatuses, systems, algorithms, and methods for memory with multiple power supplies and/or multiple low power modes

  • US 9,218,856 B2
  • Filed: 11/12/2013
  • Issued: 12/22/2015
  • Est. Priority Date: 09/09/2009
  • Status: Active Grant
First Claim
Patent Images

1. A memory comprising:

  • a memory array having a memory array ground terminal at a memory array ground potential, wherein the memory array is configured to function in a higher power mode and a lower power mode;

    a supply ground terminal located external to the memory array, wherein the supply ground terminal is at a supply ground potential;

    a voltage bias source connected from the memory array ground terminal to the supply ground terminal to raise the memory array ground potential above the supply ground potential by a voltage differential;

    a switching device connected in parallel with the voltage bias source, wherein the switching device is configured to (i) conduct during the higher power mode and thereby bypass the voltage bias source to reduce the voltage differential and (ii) refrain from conducting during the lower power mode and thereby not bypass the voltage differential device and not reduce the voltage differential;

    a power supply configured to provide a supply voltage at a higher level to power the memory array; and

    a processor configured tocontrol the switching device to, in the higher power mode, conduct and thereby bypass the voltage bias source without the voltage bias source being deactivated and without the voltage bias source being disconnected from the memory array ground terminal and without the voltage bias source being disconnected from the supply ground terminal;

    in at least one period of the lower power mode, control the power supply to lower the supply voltage to a lower level, wherein the lower level is sufficiently high for the memory array to function to retain data; and

    in another period of the lower power mode, control the power supply to keep the supply voltage at the higher level.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×