System and architecture for secure computer devices
First Claim
1. A secure computer comprising:
- a plurality of peripheral subsystems for receiving, storing, retrieving from storage and outputting data;
a host system running an operating system and applications that receive, store, retrieve and output the data, the host system including a system bus and an interface for connecting the host system to an expansion bus that is separate and independent from the system bus, the expansion bus being one of a Peripheral Component Interconnect (PCI) and a PCI Express (PCIe) expansion bus;
a secure subsystem that controls access by the host system to the plurality of peripheral subsystems for receiving, storing, retrieving and outputting the data; and
a secure connection between the expansion bus interface of the host system and the secure subsystem that connects the plurality of peripheral subsystems to the host system.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention relates to a system and architecture for securing otherwise unsecured computer subsystems. According to one aspect, the invention provides an independent hardware platform for running software in a secure manner. According to another aspect, the invention provides the means to control and secure all disk, network and other I/O transactions. According to still further aspects, the invention provides a means to monitor and prevent unauthorized user and malicious software activity Additional aspects include providing a secure platform for device and user authentication as well as encryption key management, providing a means to perform background backup snapshots, and providing the means for enabling full management over computer operations.
95 Citations
20 Claims
-
1. A secure computer comprising:
-
a plurality of peripheral subsystems for receiving, storing, retrieving from storage and outputting data; a host system running an operating system and applications that receive, store, retrieve and output the data, the host system including a system bus and an interface for connecting the host system to an expansion bus that is separate and independent from the system bus, the expansion bus being one of a Peripheral Component Interconnect (PCI) and a PCI Express (PCIe) expansion bus; a secure subsystem that controls access by the host system to the plurality of peripheral subsystems for receiving, storing, retrieving and outputting the data; and a secure connection between the expansion bus interface of the host system and the secure subsystem that connects the plurality of peripheral subsystems to the host system. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification