×

Scalable processing for associating geometries with map tiles

  • US 9,235,906 B2
  • Filed: 09/30/2012
  • Issued: 01/12/2016
  • Est. Priority Date: 06/10/2012
  • Status: Active Grant
First Claim
Patent Images

1. A method of identifying associations between a plurality of map tiles and a geometry, the map tiles defined as a tile tree comprising the plurality of tiles at a plurality of parent-child hierarchical levels, the plurality of tiles comprising (i) a root tile having a plurality of child tiles and no parent tile, (ii) a plurality of leaf tiles, each leaf tile having only one parent tile and no child tiles, and (iii) a plurality of intermediate tiles having only one parent tile and a plurality of child tiles, the method comprising:

  • at a first processing unit of a plurality of parallel processing units;

    receiving a description of the geometry and an identification of a tile in the plurality of tiles;

    determining whether the tile intersects the geometry; and

    when the tile intersects the geometry and has child tiles, storing a description of a plurality of tasks for determining whether a portion of the geometry intersects any of the child tiles of the tile, the description of each task comprising a description of the portion of the geometry that intersects the tile and an identification of a child tile of the tile; and

    at a second processing unit of a plurality of parallel processing units;

    receiving a description of a task comprising the description of a portion of the geometry and the identification of a particular child tile of the tile;

    determining whether the particular child tile intersects the portion of the geometry; and

    when the particular child tile intersects the portion of the geometery and has child tiles, storing a description of a plurality of tasks for determining whether a portion of the geometry portion that intersects the particular child tile intersects any of the child tiles of the particular child tile, the description of each task comprising a description of the portion of the geometry portion and an identification of a child tile of the particular child tile,each defined task assignable to a processing unit in the plurality of parallel processing units to determine whether the portion and the tile described for the task intersect.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×