Please download the dossier by clicking on the dossier button x
×

Variable data recovery scheme hierarchy

  • US 9,244,766 B2
  • Filed: 09/23/2013
  • Issued: 01/26/2016
  • Est. Priority Date: 09/23/2013
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus comprising:

  • a memory comprising a plurality of solid-state non-volatile memory cells; and

    a processing circuit connected to the memory and configured to direct execution of a plurality of read error recovery routines responsive to at least one uncorrectable read error in a data set retrieved from the memory, the recovery routines executed in a selected order based on an elapsed recovery time parameter for each the recovery routines and an estimated probability of success for each of the recovery routines, the processing circuit further configured to generate and store in a local memory a correction table that lists the plurality of read error recovery routines in the selected order, the processing circuit further configured to measure an elapsed time interval during which each of the read error recovery routines is executed and to record, in the local memory, an indication value indicating whether said execution was successful in correcting the at least one uncorrectable read error.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×