Method and system for wafer level testing of semiconductor chips
First Claim
1. A system for testing semiconductor chips comprising:
- a plurality of semiconductor chips disposed in a wafer, each of the plurality of semiconductor chips having a first set of ports, a second set of ports, at least one test output port, at least one internal core logic, wherein at least one port of the first set of ports is for receiving test data;
at least one connection disposed in a kerf region of the wafer between at least one port of the second set of ports of a first semiconductor chip and at least one port of the first set of ports of at least one second semiconductor chip in the plurality of semiconductor chips;
wherein test data sent from a tester exclusively to the at least one port of the first set of ports of the first semiconductor chip is passed through an internal path of the first semiconductor chip and to the at least one port of the first set of ports of the at least one second semiconductor chip via the at least one connection,wherein the internal core logic enables the internal path of the first semiconductor chip to connect the at least one port of the first set of ports for receiving test data to the at least one port of the second set of ports of the first semiconductor chip;
wherein the at least one test output port of each of the plurality of semiconductor chips is individually connected to the tester,wherein the tester is external to the wafer.
1 Assignment
0 Petitions
Accused Products
Abstract
A system and method for wafer level testing of semiconductor chips are provided. In one embodiment, the system comprises a plurality of semiconductor chips disposed in a wafer, each semiconductor chip having at least one port for receiving test data and at least one connection disposed in a kerf region of the wafer between at least one port of a first semiconductor chip and at least one port of at least one second semiconductor chip in the plurality of semiconductor chips, wherein the first semiconductor chip is configured to send the test data to the at least one second semiconductor chip via the at least one connection. Additionally, the plurality of semiconductor chips may comprise at least one core logic configured to pass the test data to the at least one second semiconductor chip via the at least one connection.
21 Citations
23 Claims
-
1. A system for testing semiconductor chips comprising:
-
a plurality of semiconductor chips disposed in a wafer, each of the plurality of semiconductor chips having a first set of ports, a second set of ports, at least one test output port, at least one internal core logic, wherein at least one port of the first set of ports is for receiving test data; at least one connection disposed in a kerf region of the wafer between at least one port of the second set of ports of a first semiconductor chip and at least one port of the first set of ports of at least one second semiconductor chip in the plurality of semiconductor chips; wherein test data sent from a tester exclusively to the at least one port of the first set of ports of the first semiconductor chip is passed through an internal path of the first semiconductor chip and to the at least one port of the first set of ports of the at least one second semiconductor chip via the at least one connection, wherein the internal core logic enables the internal path of the first semiconductor chip to connect the at least one port of the first set of ports for receiving test data to the at least one port of the second set of ports of the first semiconductor chip; wherein the at least one test output port of each of the plurality of semiconductor chips is individually connected to the tester, wherein the tester is external to the wafer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method for testing semiconductor chips comprising:
-
providing a plurality of semiconductor chips in a wafer, each of the plurality of semiconductor chips comprising one or more first ports, one or more second ports, at least one output port, and an internal core logic; connecting the one or more second ports of one or more of the plurality of semiconductor chips to at least one connection in a kerf region of the wafer; sending test data from a tester exclusively to the one or more first ports of a first semiconductor chip in the plurality of semiconductor chips; and receiving the test data from at least one channel of the tester to the one or more first ports of the first semiconductor chip; passing the test data from the one or more first ports through an internal path of the first semiconductor chip to the one or more first ports of at least one second semiconductor chip via the at least one connection, the passing comprising connecting, by the internal core logic of the first semiconductor chip, the one or more first ports of the first semiconductor chip to the one or more second ports of the first semiconductor chip, wherein the tester is external to the plurality of semiconductor chips. - View Dependent Claims (10, 11, 12)
-
-
13. A system for testing semiconductor chips comprising:
-
a plurality of identical semiconductor chips disposed in a wafer, each of the plurality of semiconductor chips comprising a first set of ports, at least one port of the first set of ports for receiving test data, a second set of ports, at least one output port and at least one internal core logic; at least one connection disposed in a kerf region of the wafer between at least one port of the second set of ports of a first semiconductor chip and at least one port of the first set of ports of at least one second semiconductor chip in the plurality of semiconductor chips, wherein test data is sent from a tester exclusively to the at least one port of the first set of ports for receiving data of the first semiconductor chip passes internally through the first semiconductor to the at least one port of the second set of ports of the at least one second semiconductor chip via the at least one connection, wherein the internal core logic of the first semiconductor chip selectively enables an internal path of the first semiconductor chip to connect the at least one port of the first set of ports for receiving test data of the first semiconductor chip to the at least one port of the second set of ports of the first semiconductor chip, wherein the at least one output port of each of the plurality of semiconductor chips is individually connected to the tester, and wherein the tester is external to the wafer. - View Dependent Claims (14, 15, 16)
-
-
17. A method for testing semiconductor chips comprising:
-
providing a plurality of semiconductor chips in a wafer, each of the plurality of semiconductor chips comprising first set of ports, a second set of ports, and an internal core logic; connecting at least one port of the second set of ports of a first semiconductor chip of the plurality of semiconductor chips to at least one connection in a kerf region of the wafer; configuring the internal core logic to connect at least one of the first set of ports of the first semiconductor chip to at least one of the second set of ports of the first semiconductor chip connected to the at least one connection upon the first semiconductor chip entering a test mode; sending test data from a tester exclusively to the at least one of the first set of ports of the first semiconductor chip in the plurality of semiconductor chips; and passing the test data from the at least one port of the first set of ports of the first semiconductor chip internally through the first semiconductor chip to at the least one of the second ports of the first semiconductor chip and to at least one second semiconductor chip via the at least one connection, wherein the tester is external to the plurality of semiconductor chips. - View Dependent Claims (18, 19, 20, 21, 22, 23)
-
Specification