System and method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor
First Claim
1. A method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor, the sets respectively relating to different hierarchical portions of the circuit design, the method comprising:
- (A) executing a computer processor-based circuit design editor to graphically render on a display device at least a portion of a circuit design within a circuit editor user-interface, the circuit design including a plurality of interconnected circuit objects maintained in a computer memory operably coupled to the computer processor;
(B) detecting any violation of at least one circuit design constraint of the hierarchical sets of constraints responsive to an editing interaction executed on the circuit design editor with a circuit object of the displayed portion of the circuit design within the circuit editor user-interface;
(C) graphically indicating a violating object relating to a detected violation of at least one circuit design constraint;
(D) temporarily arresting execution of circuit editing operations by the circuit design editor and graphically rendering on the display device a constraint interface concurrently with the graphic rendering of the circuit design portion in the circuit editor user-interface, the constraint interface defining a graphic window adaptively superimposed in contextually registered and variably positioned manner proximate the violating object in the circuit design portion as graphically rendered, the constraint interface identifying to a user;
a type of the detected violation and a hierarchical source of the circuit design constraint violated; and
,(E) responsive to a user input within the circuit editor user-interface, selectively;
(1) modifying the editing interaction, (2) modifying the application of at least one circuit design constraint of the hierarchical set of constraints, or (3) modifying at least one circuit design constraint of the hierarchical set of constraints, to reconcile the detected violation.
1 Assignment
0 Petitions
Accused Products
Abstract
A system and method are provided for selective application and expeditious reconciliation of constraints within a hierarchy of circuit design constraints. A semi-transparent constraint editor user interface is provided in contextual registration near detected violations during editing interactions with a circuit design. The constraint editor provides a simplified representation of a lookup order of a hierarchy of constraints applicable to an object related to the detected violation. The user is then able to easily modify constrained values within the lookup order, modify the lookup order, or modify the editing interaction to reconcile the violation expeditiously all while maintaining context within the circuit design.
-
Citations
20 Claims
-
1. A method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor, the sets respectively relating to different hierarchical portions of the circuit design, the method comprising:
-
(A) executing a computer processor-based circuit design editor to graphically render on a display device at least a portion of a circuit design within a circuit editor user-interface, the circuit design including a plurality of interconnected circuit objects maintained in a computer memory operably coupled to the computer processor; (B) detecting any violation of at least one circuit design constraint of the hierarchical sets of constraints responsive to an editing interaction executed on the circuit design editor with a circuit object of the displayed portion of the circuit design within the circuit editor user-interface; (C) graphically indicating a violating object relating to a detected violation of at least one circuit design constraint; (D) temporarily arresting execution of circuit editing operations by the circuit design editor and graphically rendering on the display device a constraint interface concurrently with the graphic rendering of the circuit design portion in the circuit editor user-interface, the constraint interface defining a graphic window adaptively superimposed in contextually registered and variably positioned manner proximate the violating object in the circuit design portion as graphically rendered, the constraint interface identifying to a user;
a type of the detected violation and a hierarchical source of the circuit design constraint violated; and
,(E) responsive to a user input within the circuit editor user-interface, selectively;
(1) modifying the editing interaction, (2) modifying the application of at least one circuit design constraint of the hierarchical set of constraints, or (3) modifying at least one circuit design constraint of the hierarchical set of constraints, to reconcile the detected violation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A circuit editor system having selective application and reconciliation of hierarchical ordered sets of circuit design constraints, the sets respectively relating to different hierarchical portions of a circuit design, the system comprising:
-
a design database stored in a memory maintaining the circuit design including a plurality of interconnected circuit objects and the hierarchical ordered sets of circuit design constraints; a computer processor-based circuit editor module operably coupled to the design database, the circuit editor module retrieving at least a portion of the plurality of interconnected circuit objects and graphically rendering circuit objects of at least a corresponding portion of the circuit design within a circuit editor user-interface on a display and receiving user editing interactions with at least one circuit object of the circuit design; a computer processor-based violation detection module operably coupled to the circuit editor module and the design database, the violation detection module executing to detect any violation of at least one circuit design constraint of the hierarchical sets of constraints responsive to an editing interaction with a circuit object of the displayed portion of the circuit design within the circuit editor user-interface by a user and graphically indicate a violating circuit object relating to a detected violation of at least one circuit design constraint; and
,a computer processor-based constraint module operably coupled to the violation detection module and the design database executing to; retrieve circuit design constraints and circuit object data relating to the violating circuit object from the design database, temporarily arresting execution of circuit editing operations by the circuit editor module and graphically render on the display a constraint interface concurrently with the graphic rendering of the circuit design portion in the circuit editor user-interface, the constraint interface defining a graphic window adaptively superimposed in contextually registered and variably positioned manner proximate the violating object in the circuit design portion as graphically rendered, the constraint interface identifying to a user;
a type of the detected violation and an hierarchical source of the circuit design constraint violated, andresponsive to a user input within the circuit editor user-interface, selectively;
(1) modify the editing interaction, (2) modify the application of at least one circuit design constraint of the hierarchical set of constraints, or (3) modify at least one circuit design constraint of the hierarchical set of constraints, to reconcile the detected violation. - View Dependent Claims (15, 16)
-
-
17. A computer processor-based circuit editor system having selective application and reconciliation of hierarchical ordered sets of circuit design constraints, the sets respectively relating to different hierarchical portions of a circuit design, the system comprising:
-
a design database stored in a computer memory maintaining a data representation of the circuit design including a plurality of interconnected circuit objects and the hierarchical ordered sets of circuit design constraints relating to the plurality of interconnected circuit objects; a circuit editor executing in the computer processor, the circuit editor retrieving at least a portion of the plurality of interconnected circuit objects from the design database in the computer memory and graphically rendering corresponding circuit objects of at least a portion of the circuit design within a circuit editor user-interface on the display device and receiving user editing interactions with the portion of the circuit design from the user interface device; a violation detector executing in the computer processor to detect any violation of at least one circuit design constraint of the hierarchical sets of constraints responsive to a user editing interaction with a circuit object of the displayed portion of the circuit design within the circuit editor user-interface by a user manipulating the user interface device, and graphically indicating a violating circuit object relating to a detected violation; and
,a constraint editor executing in the computer processor to temporarily arrest execution of circuit editing operations by the circuit editor and graphically render on the display device a constraint interface concurrently with the graphic rendering of the circuit design portion in the circuit editor user-interface, the constraint interface defining a graphic window adaptively superimposed in contextually registered and variably positioned manner proximate violating object in the circuit design portion as graphically rendered, the constraint interface identifying to a user;
a type of the detected violation and an hierarchical source of the circuit design constraint violated, and responsive to a user input within the circuit editor user-interface, selectively;
(1) modifying the violating object in the design database, (2) modifying the application of at least one circuit design constraint of the hierarchical set of constraints, or (3) modifying at least one circuit design constraint of the hierarchical set of constraints, to reconcile the detected violation. - View Dependent Claims (18, 19, 20)
-
Specification