Semiconductor device and memory protection method
First Claim
1. A memory protection method of a semiconductor device, which uses a memory device, the method comprising:
- managing information required to execute a first program as a first workset;
creating a first relationship which holds information included in the first workset and an address of that information in the memory device;
executing the first program with reference to the first relationship;
calling a second program outside the first workset;
managing information required to execute the second program as a second workset;
creating a second relationship which holds information included in the second workset and an address of that information in the memory device, the first relationship and the second relationship each having a same basic configuration so that each workset refers to information in the memory by means of addresses used by said processor; and
executing the second program with reference to the second relationship, wherein the first and second worksets including program code, data required for a programmed operation, and a memory space required to store a result of the programmed operation.
4 Assignments
0 Petitions
Accused Products
Abstract
According to one embodiment, a semiconductor device includes a processor, and a memory device. The memory device has a nonvolatile semiconductor storage device and is configured to serve as a main memory for the processor. When the processor executes a plurality of programs, the processor manages pieces of information required to execute the programs as worksets for the respective programs, and creates tables, which hold relationships between pieces of information required for the respective worksets and addresses of the pieces of information in the memory device, for the respective worksets. The processor accesses to the memory device with reference to the corresponding tables for the respective worksets.
-
Citations
20 Claims
-
1. A memory protection method of a semiconductor device, which uses a memory device, the method comprising:
-
managing information required to execute a first program as a first workset; creating a first relationship which holds information included in the first workset and an address of that information in the memory device; executing the first program with reference to the first relationship; calling a second program outside the first workset; managing information required to execute the second program as a second workset; creating a second relationship which holds information included in the second workset and an address of that information in the memory device, the first relationship and the second relationship each having a same basic configuration so that each workset refers to information in the memory by means of addresses used by said processor; and executing the second program with reference to the second relationship, wherein the first and second worksets including program code, data required for a programmed operation, and a memory space required to store a result of the programmed operation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor device comprising:
-
a processor; and a memory device which is provided for the processor, wherein when the processor executes a plurality of programs, the processor manages pieces of information required to execute the programs as worksets for the respective programs, and creates relationships between pieces of information required for the respective worksets and addresses of the pieces of information in the memory device, the worksets including program code, data required for a programmed operation, and a memory space required to store a result of the programmed operation, and the processor accesses to the memory device with reference to the corresponding relationships for the respective worksets, wherein the worksets include a first workset comprising a first program and a second workset comprising a second program, the relationships include a first relationship and a second relationship, which are respectively associated with the first workset and the second workset, the first relationship and the second relationship each having a same basic configuration so that each workset refers to information in the memory by means of addresses used by said processor, and when the first workset requires execution of the second program, the processor transits control from the first workset to the second workset, and switches the relationship to be used from the first relationship to the second relationship. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 20)
-
-
19. A semiconductor device comprising:
-
a memory device; and a processor which creates relationships between pieces of information and addresses in the memory device, and access to the memory device by referencing the relationships, wherein the relationships include a first relationship associated with a first workset, and a second relationship associated with a second workset, the first relationship and the second relationship each having a same basic configuration so that each workset refers to information in the memory by means of addresses used by said processor, the first and second worksets including program code, data required for a programmed operation, and a memory space required to store a result of the programmed operation, and in a case that the processor transits control from the first workset to the second workset, the processor switches the relationship from the first relationship to the second relationship.
-
Specification