Nonvolatile memory device and driving method thereof
First Claim
Patent Images
1. A nonvolatile memory device, comprising:
- a plurality of memory strings including a first memory cell string that includes at least two serially-connected selection transistors and a plurality of serially-connected nonvolatile memory cells, the at least two serially-connected selection transistors being connected between a first bit-line and the plurality of serially-connected nonvolatile memory cells, the plurality of serially-connected nonvolatile memory cells being stacked in a direction that is perpendicular to a substrate, the at least two serially-connected selection transistors including a first string selection transistor and a second string selection transistor; and
a control logic configured to perform a program operation for setting a threshold voltage of at least one of the first string selection transistor and the second string selection transistor,wherein the first string selection transistor is connected to the first bit-line and has a first threshold voltage, andthe second string selection transistor is disposed between the first string selection transistor and the plurality of serially-connected nonvolatile memory cells, the second string selection transistor having a second threshold voltage.
0 Assignments
0 Petitions
Accused Products
Abstract
According to example embodiments, a nonvolatile memory device includes a plurality of strings having a plurality of serially-connected selection transistors and a plurality of memory cells connected in series to one end of the serially-connected selection transistors. A control logic is configured to perform a program operation for setting a threshold voltage of at least one of the serially-connected selection transistors.
41 Citations
20 Claims
-
1. A nonvolatile memory device, comprising:
-
a plurality of memory strings including a first memory cell string that includes at least two serially-connected selection transistors and a plurality of serially-connected nonvolatile memory cells, the at least two serially-connected selection transistors being connected between a first bit-line and the plurality of serially-connected nonvolatile memory cells, the plurality of serially-connected nonvolatile memory cells being stacked in a direction that is perpendicular to a substrate, the at least two serially-connected selection transistors including a first string selection transistor and a second string selection transistor; and a control logic configured to perform a program operation for setting a threshold voltage of at least one of the first string selection transistor and the second string selection transistor, wherein the first string selection transistor is connected to the first bit-line and has a first threshold voltage, and the second string selection transistor is disposed between the first string selection transistor and the plurality of serially-connected nonvolatile memory cells, the second string selection transistor having a second threshold voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A nonvolatile memory device, comprising:
-
a plurality of memory strings including a first memory cell string and a second memory cell string, each of the plurality of memory strings including a plurality of serially-connected nonvolatile memory cells stacked in a direction that is perpendicular to a substrate, each of the first memory cell string and the second memory cell string being connected to a first bit-line, at least one memory cell of each of the plurality of memory strings being connected to a first word-line, the first memory cell string including a first string selection transistor connected to the first bit-line and a second string selection transistor disposed between the first string selection transistor and the plurality of serially-connected nonvolatile memory cells of the first memory cell string; and a control logic configured to perform a program operation and a program-inhibit operation for setting a threshold voltage of at least one of the first string selection transistor and the second string selection transistor by applying a program pulse to the at least one of the first string selection transistor and the second string selection transistor, wherein the first string selection transistor and the second string selection transistor have the same structure as the plurality of serially-connected nonvolatile memory cells, and the program operation and the program-inhibit operation are controlled by varying a bit-line bias applied to the first bit-line during the applying the program pulse to the at least one of the first string selection transistor and the second string selection transistor. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. A nonvolatile memory device, comprising:
-
a plurality of memory strings including a first memory cell string and a second memory cell string, each of the plurality of memory strings including a plurality of serially-connected nonvolatile memory cells stacked in a direction that is perpendicular to a substrate, each of the first memory cell string and the second memory cell string being connected to a first bit-line, at least one memory cell of each of the plurality of memory strings being connected to a first word-line, the first memory cell string including a first string selection transistor connected to the first bit-line and a second string selection transistor disposed between the first string selection transistor and the plurality of serially-connected nonvolatile memory cells of the first memory cell string; and a control logic configured to perform a program operation and a program-inhibit operation for setting a threshold voltage of the first string selection transistor by applying a program pulse to the first string selection transistor, the control logic being configured to perform a program-verify operation to the first string selection transistor, wherein the first string selection transistor has the same structure as the plurality of serially-connected nonvolatile memory cells, the first memory cell string includes a ground selection transistor which is an enhancement type transistor that is not programmable, the program operation and the program-inhibit operation are controlled by varying a bit-line bias applied to the first bit-line during the applying the program pulse to the first string selection transistor, and the bit-line bias is varied based on a result of the program-verify operation. - View Dependent Claims (19, 20)
-
Specification