×

Level shift circuit and switching power source apparatus

  • US 9,350,352 B2
  • Filed: 11/15/2010
  • Issued: 05/24/2016
  • Est. Priority Date: 11/19/2009
  • Status: Active Grant
First Claim
Patent Images

1. A level shift circuit comprising:

  • a first resistor having a first end being connected to a level shift power source;

    a first n-type MOSFET having a drain connected to a second end of the first resistor and a source connected to the ground;

    a second resistor having a first end connected to the level shift power source, the first and second resistors having the same resistance value;

    a second n-type MOSFET having a drain connected to a second end of the second resistor and a source connected to the ground;

    a pulse generator configured to control ON/OFF of the first and second n-type MOSFETs according to an input signal;

    a control part configured to generate a set signal as the first n-type MOSFET is ON, a reset signal as the second n-type MOSFET is ON, and no signal as there is no voltage difference between a voltage at the drain of the first n-type MOSFET and a voltage at the drain of the second n-type MOSFET; and

    a flip-flop configured to provide an output signal according to the set and reset signals generated by the control part, the output signal being a level-shifted signal of the input signal, whereinthe control part includes;

    a fifth resistor having a first end connected to the level shift power source;

    a third n-type MOSFET having a drain connected to a second end of the fifth resistor and a set terminal of the flip-flop, a source connected to the drain of the first n-type MOSFET, and a gate connected to the drain of the second-type MOSFET;

    a sixth resistor having a first end connected to the level shift power source, the fifth and sixth resistors having the same resistance value; and

    a fourth n-type MOSFET having a drain connected to a second end of the sixth resistor and a reset terminal of the flip-flop, a source connected to the drain of the second n-type MOSFET, and a gate connected to the drain of the first n-type MOSFET.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×