Vector processor having instruction set with sliding window non-linear convolutional function
First Claim
1. A method performed by a processor, comprising:
- obtaining at least one software instruction that performs at least one non-linear convolution function for a plurality of input delayed signal samples;
in response to said at least one software instruction for said at least one non-linear convolution function, performing the following steps;
generating a weighted sum of two or more of said input delayed signal samples, wherein said weighted sum comprises a plurality of variable coefficients defined as a sum of one or more non-linear functions of a magnitude of said input delayed signal samples; and
repeating said generating step for at least one time-shifted version of said input delayed signal samples to compute a plurality of consecutive outputs, wherein said at least one software instruction for said at least one non-linear convolution function is part of an instruction set of said processor.
6 Assignments
0 Petitions
Accused Products
Abstract
A processor is provided having an instruction set with a sliding window non-linear convolution function. A processor obtains a software instruction that performs a non-linear convolution function for a plurality of input delayed signal samples. In response to the software instruction for the non-linear convolution function, the processor generates a weighted sum of two or more of the input delayed signal samples, wherein the weighted sum comprises a plurality of variable coefficients defined as a sum of one or more non-linear functions of a magnitude of the input delayed signal samples; and repeats the generating step for at least one time-shifted version of the input delayed signal samples to compute a plurality of consecutive outputs. The software instruction for the non-linear convolution function is optionally part of an instruction set of the processor. The non-linear convolution function can model a non-linear system with memory, such as a power amplifier model and/or a digital pre-distortion function.
157 Citations
21 Claims
-
1. A method performed by a processor, comprising:
-
obtaining at least one software instruction that performs at least one non-linear convolution function for a plurality of input delayed signal samples; in response to said at least one software instruction for said at least one non-linear convolution function, performing the following steps; generating a weighted sum of two or more of said input delayed signal samples, wherein said weighted sum comprises a plurality of variable coefficients defined as a sum of one or more non-linear functions of a magnitude of said input delayed signal samples; and repeating said generating step for at least one time-shifted version of said input delayed signal samples to compute a plurality of consecutive outputs, wherein said at least one software instruction for said at least one non-linear convolution function is part of an instruction set of said processor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A processor configured to implement a signal processing function in software, comprising:
-
a memory; and at least one hardware device, coupled to the memory, operative to; obtain at least one software instruction that performs at least one non-linear convolution function for a plurality of input delayed signal samples; in response to said at least one software instruction for said at least one non-linear convolution function; generate a weighted sum of two or more of said input delayed signal samples, wherein said weighted sum comprises a plurality of variable coefficients defined as a sum of one or more non-linear functions of a magnitude of said input delayed signal samples; and repeat said generating step for at least one time-shifted version of said input delayed signal samples to compute a plurality of consecutive outputs, wherein said at least one software instruction for said at least one non-linear convolution function is part of an instruction set of said processor. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. An article of manufacture, comprising a non-transitory machine readable recordable medium containing one or more programs which when executed by a processor implement the steps of:
-
obtaining at least one software instruction that performs at least one non-linear convolution function for a plurality of input delayed signal samples; in response to said at least one software instruction for said at least one non-linear convolution function, performing the following steps; generating a weighted sum of two or more of said input delayed signal samples, wherein said weighted sum comprises a plurality of variable coefficients defined as a sum of one or more non-linear functions of a magnitude of said input delayed signal samples; and repeating said generating step for at least one time-shifted version of said input delayed signal samples to compute a plurality of consecutive outputs, wherein said at least one software instruction for said at least one non-linear convolution function is part of an instruction set of said processor.
-
Specification