Signal monitoring of through-wafer vias using a multi-layer inductor
First Claim
Patent Images
1. A method of identifying failed components in an integrated circuit, comprising:
- creating a multi-level coil inductor around a through-silicon-via (TSV) in a multi-layer semiconductor substrate, said TSV electrically connecting layers of said multi-layer semiconductor substrate, and said multi-level coil inductor comprising a coil having several turns around said TSV;
passing an electrical current through said TSV;
sensing a voltage induced in said multi-level coil inductor by said electrical current flowing in said TSV, using a computerized device;
comparing said voltage to a reference voltage, using said computerized device; and
identifying failure of said TSV based on said voltage not matching said reference voltage, using said computerized device.
1 Assignment
0 Petitions
Accused Products
Abstract
According to a method herein, a multi-level inductor is created around a through-silicon-via (TSV) in a semiconductor substrate. A voltage induced in the multi-level inductor by current flowing in the TSV is sensed, using a computerized device. The voltage is compared to a reference voltage, using the computerized device. An electrical signature of the TSV is determined based on the comparing the voltage to the reference voltage, using the computerized device.
14 Citations
19 Claims
-
1. A method of identifying failed components in an integrated circuit, comprising:
-
creating a multi-level coil inductor around a through-silicon-via (TSV) in a multi-layer semiconductor substrate, said TSV electrically connecting layers of said multi-layer semiconductor substrate, and said multi-level coil inductor comprising a coil having several turns around said TSV; passing an electrical current through said TSV; sensing a voltage induced in said multi-level coil inductor by said electrical current flowing in said TSV, using a computerized device; comparing said voltage to a reference voltage, using said computerized device; and identifying failure of said TSV based on said voltage not matching said reference voltage, using said computerized device. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of identifying failed components in an integrated circuit, comprising:
-
forming a wafer comprising a multi-layer silicon substrate; forming a through-silicon-via (TSV) structure extending through multiple levels of said multi-layer silicon substrate, said TSV electrically connecting layers of said multi-layer silicon substrate; forming a coil inductor in said multi-layer silicon substrate surrounding said TSV through multiple levels of said multi-layer silicon substrate, said coil inductor comprising a coil having several turns around said TSV; passing an electrical current through said TSV; determining a measured voltage induced in said coil inductor by said electrical current flowing in said TSV, using a computerized device; comparing said measured voltage to a reference voltage, using said computerized device; providing an output signal indicating resistance of said TSV based on said comparing said measured voltage to said reference voltage, using said computerized device; and identifying failure of said TSV based on said resistance exceeding a reference resistance, using said computerized device. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method of identifying failed components in an integrated circuit, comprising:
-
forming a through-silicon-via (TSV) through multiple levels of a multi-layer substrate, said TSV electrically connecting layers of said multi-layer substrate; surrounding said TSV with a coil inductor through multiple levels of said multi-layer substrate, said coil inductor comprising a coil having several turns around said TSV; detecting current flowing in said TSV and measuring voltage induced in said coil inductor by said current, using a computerized device; providing an output signal indicating resistance of said TSV based on said voltage, using said computerized device; and identifying failure of said TSV based on said resistance exceeding a reference resistance, using said computerized device. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification