Block scanner and run-level encoder from AC to DC values

• US 9,391,635 B2
• Filed: 05/10/2010
• Issued: 07/12/2016
• Est. Priority Date: 05/15/2009
• Status: Active Grant

• Current Assignee: Texas Instruments, Inc.
• Original Assignee: Texas Instruments, Inc.
• Inventors: Minagawa, Yusuke
• Primary Examiner(s): HOLDER, ANNER N
• Application Number:
  US12/776,496
• Publication Number:
  US 20100290533A1
• Time in Patent Office: 2,255 Days
• Field of Search: 375/240.23
• US Class Current: 1/1
• CPC Class Codes: H03M 7/40 Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
• CPC Class Codes: H03M 7/46 Conversion to or from run-length codes, i.e. by representing the number of consecutive digits, or groups of digits, of the same kind by a code word and a digit indicative of that kind
• CPC Class Codes: H04N 19/176 the region being a block, e.g. a macroblock
• CPC Class Codes: H04N 19/91 Entropy coding, e.g. variable length coding [VLC] or arithmetic coding

Abstract

A block encode circuit (800) including a scanner (820) operable to scan a block having data values spaced apart in the block by run-lengths to produce a succession of pairs of values of Level and Run representing each data value and run-length, and wherein the Level values include one or more AC values succeeded by a DC value in the succession, and a Run-Level encoder (830) responsive to said scanner (820) to encode the values of Level and Run in a same AC to DC order as in the succession of pairs of values from said scanner (820) to deliver an encoded output. Other encoders, decoders, codecs and systems and processes for their operation and manufacture are disclosed.

Claims

1. A block encode circuit for use with information from multiple coding tables corresponding to different respective values of Level, comprising:

a scanner operable to scan a block having data values spaced apart in the block by run-lengths to produce a succession of pairs of values of Level and Run representing each data value and run-length, and in which the Level values include one or more AC values succeeded by a DC value in the succession; and

a Run-Level encoder responsive to said scanner to encode the values of Level and Run in a same AC to DC order as in the succession of pairs of values from the scanner to deliver an encoded output, the Run-Level encoder including a memory space for only a single such coding table of the multiple coding tables at a time in response to a current Level to be encoded, and further including a symbol encoder to encode the succession of pairs of values, the symbol encoder coupled to directly access only the memory space to obtain coding table information, so that coding table memory space is reduced.

2. The block encode circuit claimed in claim 1 including a store for a plurality of different coding tables, and a selection circuit operable to supply a selection signal to the store to deliver a single applicable coding table at a time to the memory space.

3. The block encode circuit claimed in claim 2 in which the store is a re-usable store selected from the group consisting of 1) cache, and 2) random access memory (RAM), so that the memory space for the single coding table saves overall space for the block encode circuit.

4. The block encode circuit claimed in claim 1 including a selection circuit responsive to at least one such value from the scanner to select information to feed into the Run-Level encoder.

5. The block encode circuit claimed in claim 4 in which the selection circuit is fed unbuffered from the scanner, so that operations of said Run-Level encoder are at least partially parallelized with said scanner.

6. The block encode circuit claimed in claim 1 including a buffer for holding the block, the scanner including a read counter to read the buffer in an AC to DC order to deliver each read datum, the scanner having a level register and further including a level detector to register a read datum that is a Level value to the level register, and the scanner further including a run counter responsive to the level detector to then count up a Run value until the level detector encounters a next Level value, the level detector coupled to actuate the Run-Level encoder.

7. The block encode circuit claimed in claim 6 in which the level detector is responsive to the DC coefficient to hold the run counter inactive and to assert a DC encode enable to the Run-Level encoder.

8. The block encode circuit claimed in claim 1 including a subtraction circuit, a frame buffer coupled to feed an image frame to an input of the subtraction circuit, an image prediction circuit coupled to another input of the subtraction circuit, and an image transform-based circuit fed by the subtraction circuit to produce the block of data values.