Smart bridge for memory core
First Claim
Patent Images
1. An apparatus comprising:
- a first semiconductor die including a NAND flash memory core, wherein the NAND flash memory core includes a three-dimensional (3D) memory core that includes multiple memory cells arranged in multiple physical levels monolithically formed above a substrate of the first semiconductor die and that includes circuitry associated with operation of the multiple memory cells;
a second semiconductor die including;
periphery circuitry associated with the NAND flash memory core;
a first memory interface coupled to the 3D memory core; and
a memory controller interface; and
a third semiconductor die including;
a memory controller, the memory controller configured to communicate with a host device via a host interface; and
a second memory interface coupled to the memory controller interface, wherein the second memory interface is configured to enable communication with the 3D memory core via the second semiconductor die,wherein the periphery circuitry includes a row decoder configured to operate as a row decoder of the NAND flash memory core, andwherein the memory controller at the third semiconductor die is further configured to operate as a memory controller of the NAND flash memory core.
2 Assignments
0 Petitions
Accused Products
Abstract
An apparatus includes a first semiconductor device including a NAND flash memory core. The apparatus also includes a second semiconductor device including periphery circuitry associated with the NAND flash memory core.
51 Citations
32 Claims
-
1. An apparatus comprising:
-
a first semiconductor die including a NAND flash memory core, wherein the NAND flash memory core includes a three-dimensional (3D) memory core that includes multiple memory cells arranged in multiple physical levels monolithically formed above a substrate of the first semiconductor die and that includes circuitry associated with operation of the multiple memory cells; a second semiconductor die including; periphery circuitry associated with the NAND flash memory core; a first memory interface coupled to the 3D memory core; and a memory controller interface; and a third semiconductor die including; a memory controller, the memory controller configured to communicate with a host device via a host interface; and a second memory interface coupled to the memory controller interface, wherein the second memory interface is configured to enable communication with the 3D memory core via the second semiconductor die, wherein the periphery circuitry includes a row decoder configured to operate as a row decoder of the NAND flash memory core, and wherein the memory controller at the third semiconductor die is further configured to operate as a memory controller of the NAND flash memory core. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A method of NAND smart bridge operation, the method comprising:
-
receiving data for storage at a NAND flash memory core at a first semiconductor die, wherein the NAND flash memory core includes a three-dimensional (3D) memory core that includes multiple memory cells arranged in multiple physical levels above a substrate and that includes circuitry associated with operation of the multiple memory cells, wherein the data is received at a second semiconductor die that includes periphery circuitry for the NAND flash memory core, and wherein the data is received from a memory controller that is on a third semiconductor die, the third semiconductor die coupled to the second semiconductor die; and sending a control signal from the second semiconductor die to the NAND flash memory core of the first semiconductor die, wherein the periphery circuitry generates the control signal to affect operation of the NAND flash memory in response to receiving one or more commands from the memory controller on the third semiconductor die. - View Dependent Claims (27, 28, 29)
-
-
30. A method of NAND smart bridge operation, the method comprising:
-
sending a control signal to a NAND flash memory core at a first semiconductor die, the control signal sent from a second semiconductor die, wherein the NAND flash memory core comprises a three-dimensional (3D) memory core that includes multiple memory cells arranged in multiple physical levels above a substrate and that includes circuitry associated with operation of the multiple memory cells; and receiving, at the second semiconductor die, a representation of a codeword from the NAND flash memory core, wherein the representation of the codeword is received at periphery circuitry for the NAND flash memory core, wherein the periphery circuitry is within the second semiconductor die, and wherein the periphery circuitry generates the control signal to affect operation of the NAND flash memory core in response to receiving one or more commands from a memory controller on a third semiconductor die coupled to the second semiconductor die. - View Dependent Claims (31, 32)
-
Specification