Analog block and test blocks for testing thereof
First Claim
Patent Images
1. An apparatus, comprising:
- a system-on-chip having at least one analog block, an input/output interface, and a processing unit;
a data test block coupled to the at least one analog block through the input/output interface; and
a link test block coupled to the at least one analog block, wherein the link test block comprises a test interface;
wherein the processing unit is coupled to the input/output interface to control access to the at least one analog block;
wherein the processing unit is coupled to the data test block and configured to execute test code having at least one test pattern;
wherein the data test block under control of the test code executed by the processing unit is configured to test the at least one analog block with the test pattern; and
wherein the link test block is separately controllable via the test interface to adjust operating parameters of the at least one analog block during the execution of the test code.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus relating generally to a system-on-chip is disclosed. In this apparatus, the system-on-chip has at least one analog block, an input/output interface, a data test block, and a processing unit. The processing unit is coupled to the input/output interface to control access to the at least one analog block. The data test block is coupled to the at least one analog block through the input/output interface. The processing unit is coupled to the data test block and configured to execute test code having at least one test pattern. The data test block under control of the test code executed by the processing unit is configured to test the at least one analog block with the test pattern.
-
Citations
19 Claims
-
1. An apparatus, comprising:
-
a system-on-chip having at least one analog block, an input/output interface, and a processing unit; a data test block coupled to the at least one analog block through the input/output interface; and a link test block coupled to the at least one analog block, wherein the link test block comprises a test interface; wherein the processing unit is coupled to the input/output interface to control access to the at least one analog block; wherein the processing unit is coupled to the data test block and configured to execute test code having at least one test pattern; wherein the data test block under control of the test code executed by the processing unit is configured to test the at least one analog block with the test pattern; and wherein the link test block is separately controllable via the test interface to adjust operating parameters of the at least one analog block during the execution of the test code. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A method, comprising:
-
coupling a processing unit to an input/output interface to control access to an analog block to enable the execution of test code; testing, by the processing unit, the analog block to loop back a data sequence using a data test block; providing configuration information to a configuration controller of a link test block; configuring an analog block under control of the configuration controller responsive to the configuration information; receiving the data sequence by a bit error rate tester of the link test block from the analog block; wherein the bit error rate tester is configured with test pattern information; wherein the data sequence is responsive to a test pattern associated with the test pattern information; determining a bit error rate by the bit error rate tester for the data sequence; outputting the bit error rate; and adjusting, by the configuration controller of the link test block, operating parameters of the analog block during the execution of the test code. - View Dependent Claims (15, 16, 17, 18)
-
-
19. A method comprising:
-
providing configuration information to a configuration controller of a link test block; configuring an analog block under control of the configuration controller responsive to the configuration information; receiving application data by an eye scan controller of the link test block from the analog block via a first input/output bus; generating a data eye by the eye scan controller responsive to the application data; wherein the data eye is for settings of the analog block responsive to the configuration information; outputting the data eye; adjusting, by the configuration controller of the link test block, operating parameters of the analog block; executing application code by a processing unit to generate the application data; providing the application data from the processing unit to a media access controller; and sending the application data from the media access controller to the analog block via a second input/output bus independent from the first input/output bus; wherein the application data is generated in parallel with outputting of the data eye.
-
Specification