Secure erase in a memory device
First Claim
1. A method of erasing data in a memory device, the method comprising:
- in the memory device, the memory device having a plurality of hardware controllers;
detecting a secure erase trigger;
determining a secure erase algorithm from among a plurality of secure erase algorithms to use in accordance with the detected secure erase trigger;
performing a secure erase operation in accordance with the determined secure erase algorithm, the secure erase operation including;
signaling a secure erase condition to the plurality of hardware controllers on the memory device;
erasing, in parallel, two or more non-volatile memory devices on the memory device;
monitoring the secure erase operation, wherein monitoring the secure erase operation includes monitoring a completion status of the secure erase operation; and
based on the monitoring, recording data related to the secure erase operation, the recorded data including data indicating the completion status of the secure erase operation.
3 Assignments
0 Petitions
Accused Products
Abstract
The various implementations described herein include systems, methods and/or devices used to enable secure erase in a memory device. In one aspect, the method includes detecting a secure erase trigger. The method further includes determining a secure erase algorithm from among one or more secure erase algorithms to use in accordance with the detected secure erase trigger. The method further includes performing a secure erase operation in accordance with the selected secure erase algorithm, the secure erase operation including: (1) signaling a secure erase condition to a plurality of controllers on the memory device, (2) erasing one or more non-volatile memory devices on the memory device, (3) monitoring the secure erase operation, and (4) recording data related to the secure erase operation.
453 Citations
30 Claims
-
1. A method of erasing data in a memory device, the method comprising:
in the memory device, the memory device having a plurality of hardware controllers; detecting a secure erase trigger; determining a secure erase algorithm from among a plurality of secure erase algorithms to use in accordance with the detected secure erase trigger; performing a secure erase operation in accordance with the determined secure erase algorithm, the secure erase operation including; signaling a secure erase condition to the plurality of hardware controllers on the memory device; erasing, in parallel, two or more non-volatile memory devices on the memory device; monitoring the secure erase operation, wherein monitoring the secure erase operation includes monitoring a completion status of the secure erase operation; and based on the monitoring, recording data related to the secure erase operation, the recorded data including data indicating the completion status of the secure erase operation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
26. A memory device, comprising:
-
an interface for coupling the memory device to a host system; two or more controllers; and secure erase circuitry including one or more processors, the secure erase circuitry configured to; detect a secure erase trigger; determine a secure erase algorithm from among a plurality of secure erase algorithms to use in accordance with the detected secure erase trigger; perform a secure erase operation in accordance with the determined secure erase algorithm, the secure erase operation including; signaling a secure erase condition to a plurality of the two or more controllers on the memory device; erasing, in parallel, two or more non-volatile memory devices on the memory device; monitoring the secure erase operation, wherein monitoring the secure erase operation includes monitoring a completion status of the secure erase operation; and based on the monitoring, recording data related to the secure erase operation, the recorded data including data indicating the completion status of the secure erase operation. - View Dependent Claims (27, 28, 29)
-
-
30. A non-transitory computer readable storage medium, storing one or more programs for execution by one or more hardware processors of a memory device having a plurality of hardware controllers and secure erase circuitry, the one or more programs including instructions for:
-
detecting a secure erase trigger; determining a secure erase algorithm from among a plurality of secure erase algorithms to use in accordance with the detected secure erase trigger; performing a secure erase operation in accordance with the determined secure erase algorithm, the secure erase operation including; signaling a secure erase condition to the plurality of hardware controllers on the memory device; erasing, in parallel, two or more non-volatile memory devices on the memory device; monitoring the secure erase operation, wherein monitoring the secure erase operation includes monitoring a completion status of the secure erase operation; and based on the monitoring, recording data related to the secure erase operation, the recorded data including data indicating the completion status of the secure erase operation.
-
Specification