Nonvolatile semiconductor memory device
First Claim
Patent Images
1. A nonvolatile semiconductor memory device comprising:
- a memory cell array including a plurality of memory strings, the memory strings including a first memory string and a second memory string, the first memory string and the second memory string being electrically connected to a first bit line,the first memory string including a first memory cell, a second memory cell, a first selection transistor, and a second selection transistor, the first selection transistor being electrically connected to the first memory cell in series, the second selection transistor being electrically connected to the second memory cell in series,the second memory string including a third memory cell, a fourth memory cell, a third selection transistor, and a fourth selection transistor, the third selection transistor being electrically connected to the third memory cell in series, the fourth selection transistor being electrically connected to the fourth memory cell in series, anda controller configured to perform an erase operation for the first memory string or the second memory string separately.
4 Assignments
0 Petitions
Accused Products
Abstract
A control circuit is configured to execute an erasing operation on a selected cell unit in a selected memory block. In the erasing operation, the control circuit raises the voltage of the bodies of the first memory transistors included in the selected cell unit to a first voltage, sets the voltage of the bodies of the first memory transistors included in the non-selected cell unit to a second voltage lower than the first voltage, and applies a third voltage equal to or lower than the second voltage to the gates of the first memory transistors included in the selected cell unit and the non-selected cell unit.
-
Citations
11 Claims
-
1. A nonvolatile semiconductor memory device comprising:
-
a memory cell array including a plurality of memory strings, the memory strings including a first memory string and a second memory string, the first memory string and the second memory string being electrically connected to a first bit line, the first memory string including a first memory cell, a second memory cell, a first selection transistor, and a second selection transistor, the first selection transistor being electrically connected to the first memory cell in series, the second selection transistor being electrically connected to the second memory cell in series, the second memory string including a third memory cell, a fourth memory cell, a third selection transistor, and a fourth selection transistor, the third selection transistor being electrically connected to the third memory cell in series, the fourth selection transistor being electrically connected to the fourth memory cell in series, and a controller configured to perform an erase operation for the first memory string or the second memory string separately. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification