Prototype and emulation system for multiple custom prototype boards
First Claim
1. A system for emulating a circuit design, the system comprising:
- a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design, wherein the emulation interface is configured to provide timing and control information for at least the verify; and
a non-transitory computer readable storage medium comprising instructions, which when executed cause the host workstation to;
compile a portion of the circuit design and an associated verification module adapted to configure the FPGA, wherein a compilation is performed in accordance with a description file.
2 Assignments
0 Petitions
Accused Products
Abstract
A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulation interface is configured to provide timing and control information for at least the verify. The system further includes a non-transitory computer readable storage medium including instructions, which when executed cause a computer to compile a portion of the circuit design and an associated verification module adapted to configure the FPGA. A compilation is performed in accordance with a description file.
21 Citations
40 Claims
-
1. A system for emulating a circuit design, the system comprising:
-
a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design, wherein the emulation interface is configured to provide timing and control information for at least the verify; and a non-transitory computer readable storage medium comprising instructions, which when executed cause the host workstation to; compile a portion of the circuit design and an associated verification module adapted to configure the FPGA, wherein a compilation is performed in accordance with a description file. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A method for emulating a circuit design, the method comprising:
-
emulating and verifying the circuit design using a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) when the host workstation is invoked to verify the circuit design; providing timing and control information via the emulation interface for at least the verifying; and compiling a portion of the circuit design and an associated verification module to configure the FPGA, wherein the compiling is performed in accordance with a description file. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40)
-
Specification