VHF etch barrier for semiconductor integrated microsystem
First Claim
1. An integrated microsystem with a protection barrier structure, comprising:
- a first die having a plurality of CMOS devices disposed thereon, wherein a bond interface region is located at a recessed surface of the first die, which is connected to an uppermost lateral surface of the first die by tilted sidewall surfaces;
a second die having a plurality of MEMS devices disposed thereon, wherein the second die is bonded to the first die at the bond interface region; and
a vapor hydrofluoric acid (vHF) etch barrier structure disposed between the first die and the second die, wherein the vHF etch barrier structure comprises a stress reduction layer and a vHF etch barrier layer, the stress reduction layer extending over the recessed surface of the bond interface region, over the tilted sidewall surfaces, and over the uppermost lateral surface of the first die, and the vHF etch barrier layer extending over the stress reduction layer and extending past an outer edge of the stress reduction layer to directly cover the uppermost lateral surface of the first die.
1 Assignment
0 Petitions
Accused Products
Abstract
The present disclosure relates to an integrated microsystem with a protection barrier structure, and an associated method. In some embodiments, the integrated microsystem comprises a first die having a plurality of CMOS devices disposed thereon, a second die having a plurality of MEMS devices disposed thereon and a vapor hydrofluoric acid (vHF) etch barrier structure disposed between the first die and the second die. The second die is bonded to the first die at a bond interface region. The vHF etch barrier structure comprises a vHF barrier layer over an upper surface of the first die, and a stress reduction layer arranged between the vHF etch barrier layer and the upper surface of the first die.
8 Citations
20 Claims
-
1. An integrated microsystem with a protection barrier structure, comprising:
-
a first die having a plurality of CMOS devices disposed thereon, wherein a bond interface region is located at a recessed surface of the first die, which is connected to an uppermost lateral surface of the first die by tilted sidewall surfaces; a second die having a plurality of MEMS devices disposed thereon, wherein the second die is bonded to the first die at the bond interface region; and a vapor hydrofluoric acid (vHF) etch barrier structure disposed between the first die and the second die, wherein the vHF etch barrier structure comprises a stress reduction layer and a vHF etch barrier layer, the stress reduction layer extending over the recessed surface of the bond interface region, over the tilted sidewall surfaces, and over the uppermost lateral surface of the first die, and the vHF etch barrier layer extending over the stress reduction layer and extending past an outer edge of the stress reduction layer to directly cover the uppermost lateral surface of the first die. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A semiconductor integrated microsystem comprising:
-
a first die having a plurality of CMOS devices disposed thereon; a second die having a plurality of MEMS devices disposed thereon, wherein the second die is bonded to the first die at a bonding interface region located at a bottom position of a recess within the first die and lowered from an uppermost surface of the first die; and a vapor hydrofluoric (vHF) etch barrier structure disposed between the first die and the second die, wherein the vHF etch barrier structure comprises a first barrier layer disposed over an upper surface of the first die and extending conformally along a tilted sidewall surface and a bottom surface of the recess, and a second barrier layer disposed along an upper surface of the first barrier layer. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A method of forming a vapor hydrofluoric (vHF) etch barrier structure for a semiconductor integrated microsystem comprising:
-
forming a trench opening through a dielectric layer of a CMOS wafer to expose a conductive interconnect feature of the CMOS wafer; forming a first barrier layer over sidewall and bottom surfaces of the trench opening, wherein the first barrier layer abuts the conductive interconnect feature; forming a second barrier layer over the first barrier layer; bonding a MEMS wafer to the CMOS wafer through a bonding ring positioned in the trench opening; forming release openings through substrates of the CMOS wafer and the MEMS wafer; and applying a vapor Hydrofluoric (vHF) acid through the release openings to remove a sacrificial layer disposed in the MEMS wafer. - View Dependent Claims (18, 19, 20)
-
Specification