×

Verification of UML state machines

  • US 9,454,382 B2
  • Filed: 10/14/2013
  • Issued: 09/27/2016
  • Est. Priority Date: 10/14/2013
  • Status: Expired due to Fees
First Claim
Patent Images

1. A computer-implemented method performed by a computerized device, comprising:

  • receiving a statechart comprising at least two complex features; and

    for each complex feature of the at least two complex features replacing the complex feature with a transformed feature, thereby transforming the statechart to a second statechart while preserving behavior of the statechart,wherein replacing the complex feature comprises;

    creating an auxiliary variable which was not comprised by the statechart and a default state;

    changing a value of the auxiliary variable at the beginning of the transformed feature and changing the value of the auxiliary variable again at its end;

    taking a transition from the default state, such that the transition occurs in accordance with the value of the auxiliary variableconverting the second statechart to input format of a verification tool to obtain a model to be verified; and

    verifying the model,wherein the computerized device comprises a processing unit and a storage device.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×