Methods, systems, and computer program product for an integrated circuit package design estimator
First Claim
1. A computer implemented method for implementing an IC package design with an integrated circuit package design estimator, comprising:
- determining an estimated number of layers for an integrated circuit (IC) package design that includes one or more IC die designs with a layer and stack-up estimation mechanism comprising at least one processor that identifies the IC package design and determines the estimated number of layers for the IC package design;
determining whether the estimated number of layers suffice to accommodate routing demands for interconnections between the IC package design and the one or more IC die designs with the layer and stack-up estimation mechanism;
determining a power layer or a ground layer based in part or in whole upon one or more factors with a power and ground plane estimation mechanism; and
generating an output for the IC package design with a guideline and scheme generation mechanism that functions in conjunction with the at least one processor that generates the output with at least the estimated number of layers and the power layer or the ground layer.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed are mechanisms for implementing an IC package layout design with an integrated circuit package design estimator. These mechanisms determine an estimated number of layers for an integrated circuit (IC) package design including one or more IC die designs, determine whether the estimated number of layers suffice to accommodate routing demands for the IC package layout design, determine a power layer and/or a ground layer based in part or in whole upon one or more factors, and generate an output for the IC package layout design based using at least the estimated number of layers and the power layer and/or the ground layer. These mechanisms use input including connectivity information, thermal effects, and/or IC placement information to determine estimates for the total number of layers, layer stack-up, power and ground plane assignment, and via libraries to guide IC package layout design.
-
Citations
20 Claims
-
1. A computer implemented method for implementing an IC package design with an integrated circuit package design estimator, comprising:
-
determining an estimated number of layers for an integrated circuit (IC) package design that includes one or more IC die designs with a layer and stack-up estimation mechanism comprising at least one processor that identifies the IC package design and determines the estimated number of layers for the IC package design; determining whether the estimated number of layers suffice to accommodate routing demands for interconnections between the IC package design and the one or more IC die designs with the layer and stack-up estimation mechanism; determining a power layer or a ground layer based in part or in whole upon one or more factors with a power and ground plane estimation mechanism; and generating an output for the IC package design with a guideline and scheme generation mechanism that functions in conjunction with the at least one processor that generates the output with at least the estimated number of layers and the power layer or the ground layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18)
-
-
17. A system for implementing an IC package design with an integrated circuit package design estimator, comprising:
-
one or more mechanisms at least one of which comprises at least one processor or a processor core that executes one or more threads in a computing system; non-transitory computer accessible storage medium holding program code that includes a sequence of instructions that, when executed by the at least one processor or processor core, cause the at least one processor or processor core to at least determine an estimated number of layers for an integrated circuit (IC) package design that includes one or more IC die designs, determine whether the estimated number of layers suffice to accommodate routing demands for interconnections between the IC package design and the one or more IC die designs, determine a power layer or a ground layer based in part or in whole upon one or more factors, and generate an output for the IC package design based using at least the estimated number of layers and the power layer or the ground layer.
-
-
19. An article of manufacture comprising a non-transitory computer accessible storage medium having stored thereupon a sequence of instructions which, when executed by at least one processor or at least one processor core executing one or more threads, causes the at least one processor or the at least one processor core to perform a process for implementing an IC package design with an integrated circuit package design estimator, the process comprising:
-
determining an estimated number of layers for an integrated circuit (IC) package design that includes one or more IC die designs with a layer and stack-up estimation mechanism comprising at least one processor that identifies the IC package design and determines the estimated number of layers for the IC package design; determining whether the estimated number of layers suffice to accommodate routing demands for interconnections between the IC package design and the one or more IC die designs with the layer and stack-up estimation mechanism; determining a power layer or a ground layer based in part or in whole upon one or more factors with a power and ground plane estimation mechanism; and generating an output for the IC package design with a guideline and scheme generation mechanism that functions in conjunction with the at least one processor that generates the output with at least the estimated number of layers and the power layer or the ground layer. - View Dependent Claims (20)
-
Specification