×

Deep path analysis of application delivery over a network

  • US 9,455,890 B2
  • Filed: 03/13/2014
  • Issued: 09/27/2016
  • Est. Priority Date: 05/21/2012
  • Status: Active Grant
First Claim
Patent Images

1. A system for deep path analysis of application delivery over a network, comprising:

  • a processor configured to;

    monitor a network path between an agent and a destination;

    determine the network path between the agent and the destination, wherein the agent performs one or more active measurements to determine the network path and to measure transit delays of packets from the agent to the destination across an Internet Protocol (IP) network using TCP SYN packets, wherein the network path includes a data path between the agent and the destination, and wherein the agent performs one or more active measurements to determine the network path and to measure transit delays of packets from the agent to the destination across the IP network using TCP SYN packets further includes;

    send a plurality of probes from the agent to the destination with increasing Time To Live (TTL) limited TCP SYN packets, wherein a TCP SYN ACK packet from the destination is used as a reference if an ICMP TTL Exceeded message is not received from an intermediate hop or a final hop, and the final hop corresponds to the destination;

    wherein if there are non-responsive hops after a first intermediate hop and if a TCP SYN ACK packet is received from the destination, then it is determined that one or more intermediate hops after the first intermediate hop do not send ICMP TTL Exceeded messages and there is no packet loss along the network path; and

    wherein if there are non-responsive hops after the first intermediate hop and if a TCP SYN ACK packet is not received from the destination, then the first intermediate hop is determined to be a last known good hop on the network path and after that point in the network path packets are being dropped; and

    generate a graphical visualization of the network path; and

    a memory coupled to the processor and configured to provide the processor with instructions.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×