×

Conditional security response using taint vector monitoring

  • US 9,460,290 B2
  • Filed: 10/31/2011
  • Issued: 10/04/2016
  • Est. Priority Date: 07/19/2011
  • Status: Active Grant
First Claim
Patent Images

1. A computing system comprising:

  • one or more input interfaces configured to receive information from a plurality of computing resources;

    one or more processors configured to monitor one or more taints associated with the information received from at least one of the plurality of computing resources, the one or more processors including at least;

    at least one taint vector including a plurality of vector fields operated upon by one or more instructions in parallel to monitor and respond to at least one of a plurality of taints indicative of potential security risk originating from at least one of the plurality of computing resources, the at least one of the plurality of taints independently associated with the at least one of the plurality of computing resources, wherein the plurality of vector fields of one or more of the at least one taint vector include at least;

    at least one vector field identifying at least one of the plurality of computing resources; and

    at least one vector field corresponding to at least one of sources, events, conditions, or suspicious activities associated with the identified at least one of the plurality of computing resources;

    at least one taint bias vector; and

    response logic operable to monitor the at least one taint vector and respond to a predetermined taint condition in a predetermined manner, wherein the response logic is configured to respond to one or more predetermined instructions in parallel by recursively adding the at least one taint bias vector to the at least one taint vector;

    wherein the predetermined manner includes one or more of ignoring a security risk event, logging the at least one security risk event, displaying a notification, displaying a warning message, generating an alarm, raising an exception, preventing writing by or to one or more of the plurality of computing resources, trapping one or more operations attempted by one or more of the plurality of computing resources, modifying operating frequency, modifying operating voltage, modifying an operating parameter, performing a system call, terminating a particular process, or ending one or more operations of one or more of the plurality of computing resources.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×