Computing system automatically generating a transactor
First Claim
Patent Images
1. A system-on-chip (SoC) bus verification device for verifying a bus of an SoC, comprising:
- a memory device configured to store a file list for the SoC including a design file associated with an intellectual property (IP) and a transactor generating tool; and
a processor configured to execute the transactor generating tool stored in the memory device, wherein the transactor generating tool when executed by the processor causes the processor to;
extract port information for the IP from the design file;
generate at least one transactor associated with the IP based on the port information; and
replace the design file of the IP included in the file list for the SoC with an empty design file and the generated transactor.
1 Assignment
0 Petitions
Accused Products
Abstract
A computing system includes a memory device into which a design file for a predetermined intellectual property (IP) and a transactor generating tool are loaded, and a processor configured to execute the transactor generating tool loaded into the memory device. The transactor generating tool executed by the processor extracts port information of the IP from the design file, and generates at least one transactor corresponding to the IP based on the port information.
25 Citations
13 Claims
-
1. A system-on-chip (SoC) bus verification device for verifying a bus of an SoC, comprising:
-
a memory device configured to store a file list for the SoC including a design file associated with an intellectual property (IP) and a transactor generating tool; and a processor configured to execute the transactor generating tool stored in the memory device, wherein the transactor generating tool when executed by the processor causes the processor to; extract port information for the IP from the design file; generate at least one transactor associated with the IP based on the port information; and replace the design file of the IP included in the file list for the SoC with an empty design file and the generated transactor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A system-on-chip (SoC) bus verification device for verifying a bus of an SoC, comprising:
-
a memory device that stores a file list for the SoC including a design file associated with an intellectual property (IP), a transactor generating tool and a bus verification tool; and a processor configured to execute the transactor generating tool and the bus verification tool stored in the memory device, wherein the transactor generating tool when executed by the processor causes the processor to; extract port information from the design file; automatically generate at least one transactor associated with the IP based on the extracted port information; and replace the design file of the IP included in the file list with an empty design file and the generated transactor, and wherein the bus verification tool upon when executed by the processor causes the processor to; verify performance of the bus of the SoC connected to the IP using the at least one transactor; and report a result of the verification for the performance of the bus of the SoC. - View Dependent Claims (10, 11, 12, 13)
-
Specification