Programmed data verification for a semiconductor memory device
First Claim
1. A semiconductor memory device comprising:
- a memory cell array comprising a plurality of memory cells configured to store program data;
a sensor configured to generate sensing data by sensing the program data from the memory cell array;
a condition determination unit configured to compare the program data and the sensing data and generate a result of the comparison; and
a control logic unit configured to selectively perform a first verification operation when the comparison result has a first value and a second verification operation when the comparison result has a second value that is different from the first value, wherein;
the first verification operation boosts a verification voltage applied to the memory cell array, during a predetermined period, from a first voltage to a second voltage, which differs from the first voltage, andthe second verification operation boosts the verification voltage applied to the memory cell array, during the predetermined period, from the second voltage to a third voltage, which differs from each of the first and second voltages.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor memory device is configured to perform a first verification operation by setting an initial voltage level of a verification voltage to a first voltage level and boosting the verification voltage during a first period. The semiconductor memory device includes a memory cell array that stores program data, a sensor generating sensing data, and a condition determination unit comparing the program data and the sensing data. A control logic unit includes a verification operation controller configured to selectively perform, based on a result of comparison of the program data and the sensing data, a first verification control operation for controlling a second verification operation by setting the initial voltage level to a second voltage level and boosting the verification voltage during a second period, and a second verification control operation for controlling the second verification operation by setting the initial voltage level to the first voltage level and boosting the verification voltage during the first period.
16 Citations
20 Claims
-
1. A semiconductor memory device comprising:
-
a memory cell array comprising a plurality of memory cells configured to store program data; a sensor configured to generate sensing data by sensing the program data from the memory cell array; a condition determination unit configured to compare the program data and the sensing data and generate a result of the comparison; and a control logic unit configured to selectively perform a first verification operation when the comparison result has a first value and a second verification operation when the comparison result has a second value that is different from the first value, wherein; the first verification operation boosts a verification voltage applied to the memory cell array, during a predetermined period, from a first voltage to a second voltage, which differs from the first voltage, and the second verification operation boosts the verification voltage applied to the memory cell array, during the predetermined period, from the second voltage to a third voltage, which differs from each of the first and second voltages. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A semiconductor memory device comprising:
-
a control logic unit configured to selectively perform a first verification operation when a comparison result between program data and sensing data has a first value and a second verification operation when the comparison result has a second value that is different from the first value, wherein; the first verification operation boosts a verification voltage applied to a memory cell array, during a predetermined period, from a first voltage to a second voltage, which differs from the first voltage, and the second verification operation boosts the verification voltage applied to the memory cell array, during the predetermined period, from the second voltage to a third voltage, which differs from each of the first and second voltages.
-
-
16. A method executed by a semiconductor memory device, the method comprising:
-
storing program data in a plurality of memory cells of a memory cell array; sensing the program data from the memory cell array to generate sensing data; comparing the program data and the sensing data and generating a result of the comparison; and selectively performing a first verification operation when the comparison result has a first value and a second verification operation when the comparison result has a second value that is different from the first value, wherein; the first verification operation boosts a verification voltage applied to the memory cell array, during a predetermined period, from a first voltage to a second voltage, which differs from the first voltage, and the second verification operation boosts the verification voltage applied to the memory cell array, during the predetermined period, from the second voltage to a third voltage, which differs from each of the first and second voltages. - View Dependent Claims (17, 18, 19, 20)
-
Specification