Stress relieving semiconductor layer
First Claim
Patent Images
1. A device comprising:
- an active region;
a p-type contact layer located on a first side of the active region; and
a n-type contact layer located on a second side of the active region opposite the first side, wherein the n-type contact layer is located between the active region and a semiconductor structure comprising;
a cavity containing layer, wherein the cavity containing layer is formed of a semiconductor material, has a thickness greater than two monolayers, and has a plurality of cavities, and wherein the plurality of cavities have a characteristic size of at least one nanometer and a characteristic separation of at least five nanometers.
0 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor structure, such as a group III nitride-based semiconductor structure is provided. The semiconductor structure includes a cavity containing semiconductor layer. The cavity containing semiconductor layer can have a thickness greater than two monolayers and a multiple cavities. The cavities can have a characteristic size of at least one nanometer and a characteristic separation of at least five nanometers.
-
Citations
20 Claims
-
1. A device comprising:
-
an active region; a p-type contact layer located on a first side of the active region; and a n-type contact layer located on a second side of the active region opposite the first side, wherein the n-type contact layer is located between the active region and a semiconductor structure comprising; a cavity containing layer, wherein the cavity containing layer is formed of a semiconductor material, has a thickness greater than two monolayers, and has a plurality of cavities, and wherein the plurality of cavities have a characteristic size of at least one nanometer and a characteristic separation of at least five nanometers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A device comprising:
-
an active region; a p-type contact layer located on a first side of the active region; and a n-type contact layer located on a second side of the active region opposite the first side, wherein the n-type contact layer is located between the active region and a semiconductor structure comprising; a superlattice of semiconductor layers comprising; a plurality of cavity containing layers alternating with a plurality of semiconductor layers, wherein each cavity containing layer is formed of a semiconductor material, has a thickness greater than two monolayers, and has a plurality of cavities, and wherein the plurality of cavities have a characteristic size of at least one nanometer and a characteristic separation of at least five nanometers, and wherein each semiconductor layer contains no cavities. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17)
-
-
18. A structure comprising:
a superlattice of semiconductor layers comprising; a plurality of cavity containing layers alternating with a plurality of semiconductor layers, wherein each cavity containing layer is formed of a semiconductor material, has a thickness greater than two monolayers, and has a plurality of cavities, and wherein the plurality of cavities have a characteristic size of at least one nanometer and a characteristic separation of at least five nanometers, and wherein each semiconductor layer contains no cavities. - View Dependent Claims (19, 20)
Specification