Semiconductor device including leadframe with a combination of leads and lands and method
First Claim
Patent Images
1. A semiconductor device, comprising:
- a generally planar die pad defining multiple peripheral edge segments;
a plurality of first lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the first lands has a first land first top recessed portion disposed on a first land first end distal to the die pad;
a plurality of second lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the second lands has a second land first top recessed portion disposed on a second land first end proximate to the die pad;
a plurality of third lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the third lands has a third land first bottom recessed portion disposed on a third land first end distal to the die pad;
a semiconductor die attached to the die pad and electrically connected to the first, second, and third lands; and
a package body defining a generally planar bottom surface and a side surface, the package body at least partially encapsulating the first, second, and third lands and the semiconductor die such that at least portions of the first, second, and third lands are exposed in and substantially flush with the bottom surface of the package body, and are positioned between the die pad and the side surface of the package body, wherein the first land first recessed portion of each first land, the second land first top recessed portion of each second land, and the third land first bottom recessed portion of each third land are encapsulated by the package body.
3 Assignments
0 Petitions
Accused Products
Abstract
In one embodiment, a semiconductor device includes a die pad defining multiple peripheral edge segments. In addition, the semiconductor device includes a plurality of leads and lands which are provided in a prescribed arrangement. Connected to the top surface of the die pad is at least one semiconductor die which is electrically connected to at least some of the leads and lands. At least portions of the die pad, the leads, the lands, and the semiconductor die are encapsulated by the package body, with at least portions of the bottom surfaces of the die pad and the lands being exposed in a common exterior surface of the package body.
362 Citations
20 Claims
-
1. A semiconductor device, comprising:
-
a generally planar die pad defining multiple peripheral edge segments; a plurality of first lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the first lands has a first land first top recessed portion disposed on a first land first end distal to the die pad; a plurality of second lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the second lands has a second land first top recessed portion disposed on a second land first end proximate to the die pad; a plurality of third lands segregated into at least two sets extending along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein each of the third lands has a third land first bottom recessed portion disposed on a third land first end distal to the die pad; a semiconductor die attached to the die pad and electrically connected to the first, second, and third lands; and a package body defining a generally planar bottom surface and a side surface, the package body at least partially encapsulating the first, second, and third lands and the semiconductor die such that at least portions of the first, second, and third lands are exposed in and substantially flush with the bottom surface of the package body, and are positioned between the die pad and the side surface of the package body, wherein the first land first recessed portion of each first land, the second land first top recessed portion of each second land, and the third land first bottom recessed portion of each third land are encapsulated by the package body. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A semiconductor device, comprising:
-
a generally planar die pad; a plurality of first lands extending along peripheral edge segments of the die pad in spaced relation thereto, wherein each of the first lands has a first land first top recessed portion disposed on a first land first end distal to the die pad; a plurality of second lands extending along peripheral edge segments of the die pad in spaced relation thereto, wherein each of the second lands has a second land first top recessed portion disposed on a second land first end proximate to the die pad; a plurality of third lands extending along peripheral edge segments of the die pad in spaced relation thereto, wherein each of the third lands has a third land first bottom recessed portion disposed on a third land first end distal to the die pad; a semiconductor die attached to the die pad and electrically coupled to the first, second, and third lands; and a package body defining a generally planar bottom surface and a side surface, the package body at least partially encapsulating the first, second, and third lands and the semiconductor die such that at least portions of the first, second, and third lands are exposed in the bottom surface of the package body, and are positioned between the die pad and the side surface of the package body, wherein the first land first recessed portion of each first land, the second land first top recessed portion of each second land, and the third land first bottom recessed portion of each third land are encapsulated by the package body. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A semiconductor device, comprising:
-
a die pad defining multiple peripheral edge segments, a die pad top surface and a die pad bottom surface; a plurality of first lands segregated into at least two sets which extend along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto; a plurality of second lands segregated into at least two sets that extend along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, wherein at least one set of first lands is segregated into a first group and a second group, and wherein the first lands in the first group and the first lands in the second group are each laterally separated by a first space having a first width, and wherein the first group is laterally separated from the second group by a second space having a second width greater than the first width; a plurality of leads segregated into at least two sets that extend along respective ones of at least two peripheral edge segments of the die pad in spaced relation thereto, each of the leads defining at least one land portion; a semiconductor die attached to the die pad and electrically connected to the first and second lands and the leads; and a package body defining a generally planar bottom surface and a side surface, the package body at least partially encapsulating the first and second lands, the leads, and the semiconductor die such that at least portions of the first and second lands and the land portions of the leads are exposed in and substantially flush with the bottom surface of the package body, and are positioned between the die pad and the side surface of the package body.
-
Specification