×

Thin film transistor array substrate

  • US 9,508,747 B2
  • Filed: 07/06/2015
  • Issued: 11/29/2016
  • Est. Priority Date: 04/30/2013
  • Status: Active Grant
First Claim
Patent Images

1. A thin film transistor array substrate comprising:

  • a gate line and a data line formed on a substrate, the gate and data lines crossing each other;

    a gate insulation film formed between the gate and data lines;

    a gate electrode formed at an intersection of the gate and data lines;

    an active layer formed on the gate insulation film to overlap the gate electrode, wherein all of the active layer is flat;

    an etch stop layer formed on the active layer to define a channel region of the active layer;

    a source electrode and a drain electrode formed on the active layer to partially overlap the active layer,wherein the etch stop layer is between the source and drain electrodes, and the source and drain electrodes are spaced apart from the etch stop layer,each of the source electrode and the drain electrode includes a first electrode layer and a second electrode layer disposed on the first electrode layer,each of the first electrode layers is formed from a dry-etchable material and each of the second electrode layers is formed from a wet-etchable material, andeach of the first and second electrode layers in each of the source and drain electrodes has three steps and is tilted between each of the steps; and

    a passivation filmed form between both of the first and second electrode layers included in the source electrode and the etch stop layer, and formed between both of the first and second electrode layers included in the drain electrode and the etch stop layer,wherein a top step of the first electrode layer included in each of the source and drain electrodes is directly on the active layer, andthe passivation film formed between both of the first and second electrode layers included in the source electrode and the etch stop layer is directly on the active layer, and the passivation film formed between both of the first and second electrode layers included in the drain electrode and the etch stop layer is directly on the active layer.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×