×

Concurrent, reconfigurable, low power harmonic wake-up and main radio receiver

  • US 9,510,288 B1
  • Filed: 08/06/2015
  • Issued: 11/29/2016
  • Est. Priority Date: 08/06/2015
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus for a radio receiver, the apparatus comprising:

  • an input configured to receive signals from an antenna;

    receiving circuitry connected to the input, wherein the receiving circuitry has at least a wake-up mode configuration and a main radio mode configuration; and

    a controller connected to the receiving circuitry and configured to switch the receiving circuitry between from the wake-up mode configuration to the main radio mode configuration based on signals received from the antenna;

    wherein the receiving circuitry is configured to use a same DC bias point in both the wake-up mode configuration and the main radio mode configuration and to one or both of;

    selectively change a signal processing path for the receiving circuitry, andselectively configure signal processing circuits of the receiving circuitry,when switching between the wake-up mode configuration and the main radio mode configuration;

    wherein in the main radio mode configuration, the signal processing path comprises;

    a front end circuit connected to the input to receive the signals from the antenna and output a front end output,a main downconversion mixer circuit to convert the front end output from an RF carrier to baseband frequency to output a downconverted signal;

    a main baseband amplifier circuit connected to receive the downconverted signal and output a main baseband output;

    wherein in the wake-up mode configuration, the signal processing path comprises;

    a second downconversion mixer circuit to convert information from an RF carrier frequency to a wake-up baseband frequency, the second downconversion mixer circuit different from the main downconversion mixer circuit; and

    the main baseband amplifier circuit connected to receive the signals from the antenna without passing through the front end circuit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×