Resistive memory write operation with merged reset
First Claim
Patent Images
1. A method for writing a memory device, comprising:
- dequeuing a number greater than one of cachelines to perform write operations in a memory device, wherein each cacheline includes a row of memory cells, each memory cell controlled by three separate control lines, wherein writing to a first memory cell state takes longer than writing to a second memory cell state;
setting all of the memory cells of the number of cachelines to the first memory cell state in a single write operation; and
executing write operations to the number of cachelines individually to selectively write memory cells of the respective cachelines to the second memory cell state.
2 Assignments
0 Petitions
Accused Products
Abstract
In a memory device where writing a memory cell to a first bit state takes longer than writing to the second bit state, selectively executing the write operation can amortize the performance cost of writing the bit state that takes longer to write. Write logic dequeues multiple cachelines from a write buffer and sets all bits of all cachelines to the first bit state in a single write operation. The write logic then executes separate write operations on each cacheline separately to selectively write memory cells of each respective cacheline to the second bit state.
35 Citations
20 Claims
-
1. A method for writing a memory device, comprising:
-
dequeuing a number greater than one of cachelines to perform write operations in a memory device, wherein each cacheline includes a row of memory cells, each memory cell controlled by three separate control lines, wherein writing to a first memory cell state takes longer than writing to a second memory cell state; setting all of the memory cells of the number of cachelines to the first memory cell state in a single write operation; and executing write operations to the number of cachelines individually to selectively write memory cells of the respective cachelines to the second memory cell state. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A memory circuit for performing a write operation with a multi-cacheline reset operation, the memory circuit comprising:
-
a memory cell array managed as multiple cachelines, wherein each cacheline includes a row of memory cells, each memory cell to be controlled by three separate control lines, wherein a write of a memory cell to a first memory cell state takes longer than a write of the memory cell to a second memory cell state; a write buffer to hold data to write to the multiple cachelines; and write logic to dequeue a number greater than one of cachelines to perform write operations, set all of the memory cells of the number of cachelines to the first memory cell state in a single write operation, and execute write operations to the number of cachelines individually to selectively write memory cells of the respective cachelines to the second memory cell state. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A system comprising:
-
a memory circuit including a memory cell array managed as multiple cachelines, wherein each cacheline includes a row of memory cells, each memory cell to be controlled by three separate control lines, wherein a write of a memory cell to a first memory cell state takes longer than a write of the memory cell to a second memory cell state; a write buffer to hold data to write to the multiple cachelines; and write logic to dequeue a number greater than one of cachelines to perform write operations, set all of the memory cells of the number of cachelines to the first memory cell state in a single write operation, and execute write operations to the number of cachelines individually to selectively write memory cells of the respective cachelines to the second memory cell state; and a touchscreen display coupled to generate a display based on data accessed from the memory circuit. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification