Aging-based leakage energy reduction method and system
First Claim
Patent Images
1. A method to reduce leakage energy associated with a post-silicon target circuit, the method comprising:
- selecting a plurality of gates in the target circuit to be aged;
determining an extent to which to age the selected plurality of gates;
identifying a first set of gates and a second set of gates of the selected plurality of gates that will be aged differently based on a targeted metric including a timing constraint associated with the target circuit;
based on the targeted metric, aging, to the determined extent, the first set of gates; and
based on the targeted metric, aging, to less than the determined extent, the second set of gates.
4 Assignments
0 Petitions
Accused Products
Abstract
A technique of reducing leakage energy associated with a post-silicon target circuit is generally described herein. One example method includes purposefully aging a plurality of gates in the target circuit based on a targeted metric including a timing constraint associated with the target circuit.
-
Citations
34 Claims
-
1. A method to reduce leakage energy associated with a post-silicon target circuit, the method comprising:
-
selecting a plurality of gates in the target circuit to be aged; determining an extent to which to age the selected plurality of gates; identifying a first set of gates and a second set of gates of the selected plurality of gates that will be aged differently based on a targeted metric including a timing constraint associated with the target circuit; based on the targeted metric, aging, to the determined extent, the first set of gates; and based on the targeted metric, aging, to less than the determined extent, the second set of gates. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A non-transitory computer-readable medium that includes instructions to reduce leakage energy associated with a post-silicon target circuit, which in response to execution by a processor, cause the processor to perform or control performance of:
-
select a plurality of gates in the target circuit to be aged; determine an extent to which to age the selected plurality of gates; identify a first set of gates and a second set of gates of the selected plurality of gates that will be aged differently based on a targeted metric including a timing constraint associated with the target circuit; based on the targeted metric, age, to the determined extent, the first set of gates; and based on the targeted metric, age, to less than the determined extent, the second set of gates. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
-
25. A computing device coupled to a post-silicon target circuit and configured to reduce leakage energy associated with the post-silicon target circuit, comprising:
-
a programmable unit; and a processor, coupled to the programmable unit, wherein the processor is configured to; select a plurality of gates in the target circuit to be aged; determine an extent to which to age the selected plurality of gates; identify a first set of gates and a second set of gates of the selected plurality of gates that will be aged differently based on a targeted metric including a timing constraint associated with the target circuit; based on the targeted metric, age, to the determined extent, the first set of gates; and based on the targeted metric, age, to less than the determined extent, the second set of gates. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33, 34)
-
Specification