Flash memory system

• US 9,524,783 B2
• Filed: 12/30/2015
• Issued: 12/20/2016
• Est. Priority Date: 09/30/2005
• Status: Active Grant

• Current Assignee: MOSAID Technologies Inc. (f/k/a Conversant Intellectual Property Management)
• Original Assignee: Conversant Intellectual Property Management Inc (MOSAID Technologies Inc. (f/k/a Conversant Intellectual Property Management))
• Inventors: Oh, Hakjune, Pyeon, Hong Beom, Kim, Jin-Ki
• Primary Examiner(s): AUDUONG, GENE NGHIA
• Application Number:
  US14/984,303
• Publication Number:
  US 20160211026A1
• Time in Patent Office: 356 Days
• Field of Search: 365/185.11, 365/185.12, 365/185.33, 365/185.17, 365/189.05, 365/189.15, 365/221, 365/233.1, 365/239
• US Class Current: 1/1
• CPC Class Codes: G06F 1/12 Synchronisation of different clock signals provided by a plurality of clock generators
• CPC Class Codes: G11C 11/5628 Programming or writing circuits; Data input circuits
• CPC Class Codes: G11C 11/5642 Sensing or reading circuits; Data output circuits
• CPC Class Codes: G11C 16/06 Auxiliary circuits, e.g. for writing into memory
• CPC Class Codes: G11C 16/10 Programming or data input circuits
• CPC Class Codes: G11C 16/16 for erasing blocks, e.g. arrays, words, groups
• CPC Class Codes: G11C 16/26 Sensing or reading circuits; Data output circuits
• CPC Class Codes: G11C 16/3445 Circuits or methods to verify correct erasure of nonvolatile memory cells
• CPC Class Codes: G11C 2207/107 Serial-parallel conversion of data or prefetch
• CPC Class Codes: G11C 7/1021 Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
• CPC Class Codes: G11C 7/1051 Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
• CPC Class Codes: G11C 7/1078 Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits

Abstract

An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device. In another example, a flash memory device may have a single serial data link, a single memory bank, a serial data input port, a control input port for receiving output enable signals. The flash memory devices may be cascaded in a daisy-chain configuration using echo signal lines to serially communicate between memory devices.

Claims

1. A system comprising:

at least two flash memory banks being independently operable by having respective row decoding circuitry and sense amplifier circuitry, a first of the flash memory banks forming a part of a flash memory device of the system, and the flash memory device including;

a clock input configured to receive a clock signal;

a common command, address, data input configured to receive input data, address data and command data, all at different times, and the address data identifying the first flash memory bank as addressed for having an operation carried out thereon;

a first control input configured to receive a first of two control signals;

a second control input configured to receive a second of the two control signals;

circuitry configured to execute the operation on the first flash memory bank corresponding to the command data; and

latch circuitry configured to;

latch the command data while the first of the two control signals is held at an active logic level for at least a duration of time that the command data is received at the common input, and

latch the input data in synchronization with both rising and falling edges of the clock signal; and

a memory controller communicatively coupled to the flash memory device, and the memory controller being configured to source the input data, the address data and the command data to the flash memory device.

2. The system as claimed in claim 1 wherein only the first of the two control signals is held at the active logic level for at least the duration of time that the command data is received at the common input.

3. The system as claimed in claim 1 wherein the first of the two control signals is an input port enable signal.

4. The system as claimed in claim 1 wherein the second of the two control signals is an output port enable signal.

5. The system as claimed in claim 1 wherein the operation is a program operation.

6. The system as claimed in claim 1 wherein the common input is a serial input.

7. The system as claimed in claim 1 wherein the at least two flash memory banks are NAND flash memory banks.

8. The system as claimed in claim 1 wherein the flash memory device is a NAND flash memory device.

9. The system as claimed in claim 1 wherein a transitioning of the first of the two control signals from an inactive state to the active state indicates a beginning of the command data being received at the common input.

10. The system as claimed in claim 1 wherein the system includes another flash memory device, the another flash memory device including a second of the flash memory banks.

11. The system as claimed in claim 10 wherein the flash memory device and the another flash memory device form a plurality of serially connected memory devices.