×

Pattern failure discovery by leveraging nominal characteristics of alternating failure modes

  • US 9,536,299 B2
  • Filed: 11/14/2014
  • Issued: 01/03/2017
  • Est. Priority Date: 01/16/2014
  • Status: Active Grant
First Claim
Patent Images

1. A computer-implemented method for detecting defects on a wafer, comprising:

  • acquiring output for a wafer generated by an inspection system, wherein different dies are printed on the wafer with different process conditions, and wherein the different process conditions correspond to different failure modes for the wafer;

    comparing the output generated for a first of the different dies printed with the different process conditions corresponding to a first of the different failure modes with the output generated for a second of the different dies printed with the different process conditions corresponding to a second of the different failure modes opposite to the first of the different failure modes, wherein the different process conditions corresponding to the different failure modes comprise process conditions at corners of a process window for the wafer, wherein the different process conditions corresponding to the first of the different failure modes are at a first of the corners of the process window, and wherein the different process conditions corresponding to the second of the different failure modes are at a second of the corners of the process window opposite to the first of the corners;

    detecting defects on the wafer based on results of said comparing the output, wherein said acquiring, said comparing the output, and said detecting are performed by a computer system; and

    determining he process window by;

    simulating printing of the wafer to determine an expected process window;

    acquiring additional output for another wafer generated the inspection system or another inspection system, wherein different dies are printed on the other wafer with additional process conditions, and wherein the additional process conditions comprise process conditions adjacent to expected corners of the expected process window and farther from nominal process conditions than the expected corners;

    comparing the additional output generated for a first of the different dies printed on the other wafer with the additional process conditions adjacent to a first of the expected corners with the additional output generated for a second of the different dies printed on the other wafer with the additional process conditions adjacent to a second of the expected corners opposite from the first of the expected corners;

    detecting detects on the other wafer based on results of comparing the additional output; and

    determining the process window based on the defects detected on the other wafer.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×