×

Master-slave voltage doubling full-wave rectifier for wireless power transfer system

  • US 9,548,673 B1
  • Filed: 11/23/2015
  • Issued: 01/17/2017
  • Est. Priority Date: 09/03/2015
  • Status: Active Grant
First Claim
Patent Images

1. A master-slave voltage doubling full-wave rectifier comprising:

  • a first electronic switch, having a first control end and two first contact ends, wherein the two first contact ends separately connect a ground end and a first end of an AC (alternating current) power source, and the first control end connects a second end of the AC power source;

    a second electronic switch, having a second control end and two second contact ends, wherein the two second contact ends separately connect the ground end and the second end of the AC power source, and the second control end connects the first end of the AC power source;

    a first diode, having a positive end connecting the first end of the AC power source;

    a second diode, having a positive end connecting the second end of the AC power source;

    a first capacitor, connected between the second end of the AC power source and a negative end of the first diode;

    a second capacitor, connected between the first end of the AC power source and a negative end of the second diode;

    a third diode, having a positive end connecting the negative end of the first diode;

    a fourth diode, having a positive end connecting the negative end of the second diode;

    a third capacitor, connected between the second end of the AC power source and a negative end of the third diode;

    a fourth capacitor, connected between the first end of the AC power source and a negative end of the fourth diode;

    a fifth diode, having a positive end connecting the negative end of the third diode;

    a sixth diode, having a positive end connecting the negative end of the fourth diode and a negative end connecting a negative end of the fifth diode to form a voltage output end; and

    a filter capacitor, connected between the voltage output end and the ground end.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×