×

Configurable logic constructs in a loop buffer

  • US 9,557,997 B2
  • Filed: 07/22/2013
  • Issued: 01/31/2017
  • Est. Priority Date: 10/02/2012
  • Status: Active Grant
First Claim
Patent Images

1. A method for executing a loop on a computing system, the method comprising:

  • programming, into hardware of a configurable hardware block, a hardware circuit that performs one or more target functions within the loop, wherein programming reconfigures one or more of;

    a programmable interconnect to change how a plurality of logic blocks are connected,a lookup table, for a particular logic block, to change the output of the particular logic block for a given input, anda plurality of multiplexors and based on a particular value for a set of bits of a pre-defined plurality of acceptable values for the set of bits, wherein each value of the plurality of acceptable values designates a particular configuration of a pre-defined plurality of configurations of the plurality of multiplexors;

    wherein the configurable hardware block is associated with a plurality of registers;

    wherein the plurality of registers includes a loopcount register, an input register and an output register;

    for each iteration of the loop,(a) updating, in the loopcount register, a counter value that tracks a number of iterations in the loop; and

    (b) updating a target value in the output register based at least in part by loading a value from the input register into the hardware circuit of the programmed configurable hardware block.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×