Multiport memory element circuitry
First Claim
1. A method of accessing first and second memory elements, comprising:
- asserting a word line signal on a word line that is coupled to the first and second memory elements, wherein the first and second memory elements each include a respective read access transistor;
providing a fixed body bias voltage to at least one transistor in the first memory element;
writing data into the first memory element by applying a first control voltage that weakens at least the read access transistor of the first memory element while the word line signal is asserted; and
preventing data from being written into the second memory element by applying a second control voltage to a body terminal of the read access transistor of the second memory element while the word line signal is asserted.
2 Assignments
0 Petitions
Accused Products
Abstract
Integrated circuits with multiport memory elements may be provided. A multiport memory element may include a latching circuit, a first set of address transistors, and a second set of address transistors. The latching circuit may include cross-coupled inverters, each of which includes a pull-up transistor and a pull-down transistor. The first set of address transistors may couple the latching circuit to a write port, whereas the second set of address transistors may couple the latching circuit to a read port. The pull-down transistors and the second set of address transistors may have body bias terminals that are controlled by a control signal. During data loading operations, the control signal may be temporarily elevated to weaken the pull-down transistors and the second set of address transistors to improve the write margin of the multiport memory element.
23 Citations
17 Claims
-
1. A method of accessing first and second memory elements, comprising:
-
asserting a word line signal on a word line that is coupled to the first and second memory elements, wherein the first and second memory elements each include a respective read access transistor; providing a fixed body bias voltage to at least one transistor in the first memory element; writing data into the first memory element by applying a first control voltage that weakens at least the read access transistor of the first memory element while the word line signal is asserted; and preventing data from being written into the second memory element by applying a second control voltage to a body terminal of the read access transistor of the second memory element while the word line signal is asserted. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. Memory array circuitry, comprising:
-
a first data line; a second data line that is different than the first data line; first, second, and third wells; a first memory cell that is coupled to the first data line and that is arranged in a given row, wherein the first memory cell includes first, second, and third transistors respectively formed in the first, second, and third wells, wherein the first transistor is a read access transistor, and wherein the second transistor is a write access transistor; a second memory cell that is coupled to the second data line and that is arranged in the given row adjacent to the first memory cell; an isolation well that is interposed between the first and second memory cells; and control circuitry that provides an adjustable body bias voltage to the read access transistor and that provides a fixed body bias voltage to the write access transistor. - View Dependent Claims (9, 10, 11, 12)
-
-
13. An integrated circuit, comprising:
-
a first data line; a second data line that is different than the first data line; a first memory cell that is coupled to the first data line and that is arranged in a given row, wherein the first memory cell comprises a first read access transistor and a first write access transistor; a second memory cell that is coupled to the second data line and that is arranged in the given row, wherein the second memory cell comprises a second read access transistor and a second write access transistor, and wherein the first and second memory cells share a common well; an additional well that is separate from the common well, wherein the first read access transistor of the first memory cell is formed in the additional well, and wherein the first write access transistor of the first memory cell is formed in the common well; and control circuitry that provides an adjustable body biasing voltage to the additional well and that also provides a fixed body biasing voltage to the common well. - View Dependent Claims (14, 15, 16, 17)
-
Specification