Chip-on-wafer process control monitoring for chip-on-wafer-on-substrate packages
First Claim
Patent Images
1. A method for testing a chip-on-wafer (CoW) structure comprising:
- providing a standardized testing structure design for a CoW structure, wherein the standardized testing structure design comprises placing a testing structure in a pre-selected area within a top die in the CoW structure, wherein the top die comprises functional circuits independent from and formed on a same substrate as the testing structure, wherein the testing structure has a same circuit layout as an additional testing structure within an additional top die of an additional CoW structure, and wherein the additional top die comprises additional functional circuits having a different circuit layout than the functional circuits of the top die; and
electrically testing a plurality of microbumps between the top die and another die in the CoW structure by applying a universal testing probe card to transmit an electrical signal through the testing structure, wherein a same electrical signal is sent through the additional testing structure as the electrical signal when electrically testing the additional CoW structure.
1 Assignment
0 Petitions
Accused Products
Abstract
An embodiment method includes providing a standardized testing structure design for a chip-on-wafer (CoW) structure, wherein the standardized testing structure design comprises placing a testing structure in a pre-selected area a top die in the CoW structure, and electrically testing a plurality of microbumps in the CoW structure by applying a universal testing probe card to the testing structure.
-
Citations
19 Claims
-
1. A method for testing a chip-on-wafer (CoW) structure comprising:
-
providing a standardized testing structure design for a CoW structure, wherein the standardized testing structure design comprises placing a testing structure in a pre-selected area within a top die in the CoW structure, wherein the top die comprises functional circuits independent from and formed on a same substrate as the testing structure, wherein the testing structure has a same circuit layout as an additional testing structure within an additional top die of an additional CoW structure, and wherein the additional top die comprises additional functional circuits having a different circuit layout than the functional circuits of the top die; and electrically testing a plurality of microbumps between the top die and another die in the CoW structure by applying a universal testing probe card to transmit an electrical signal through the testing structure, wherein a same electrical signal is sent through the additional testing structure as the electrical signal when electrically testing the additional CoW structure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method for testing a chip-on-wafer (CoW) structure comprising:
-
designing, by a processor, a plurality of standardized testing structures for placement in pre-selected regions of a CoW structure; forming a plurality of CoW structures, wherein each of the plurality of CoW structures include; a top die comprising; the plurality of standardized testing structures, wherein the plurality of standardized testing structures comprise a same circuit layout in different ones of the plurality of CoW structures; and additional functional circuits independent from the plurality of standardized testing structures, wherein the additional functional circuits comprise different circuit layouts in the different ones of the plurality of CoW structures; and a bottom die bonded to the top die by microbump connections, wherein the plurality of standardized testing structures are electrically connected to a plurality of probing pads disposed in peripheral regions of the bottom die; and electrically testing the microbump connections of the plurality of CoW structures by transmitting a same electrical signal through each of the plurality of CoW structures. - View Dependent Claims (11, 12, 13)
-
-
14. A chip-on-wafer (CoW) testing mechanism comprising:
-
a standardized testing structure configured to be placed in a pre-selected region within a top die of a CoW structure, wherein the standardized testing structure comprises microbumps and a plurality of electrically interconnected conductive lines in the top die and electrically connected to the microbumps;
wherein the top die further comprises functional circuits independent from and formed on a same substrate as the standardized testing structure, wherein additional standardized testing structures having a same circuit layout as the standardized testing structure are configured to be placed in a variety of top dies of a variety of CoW structures, wherein the variety of top dies each comprise a different functional circuit layout, wherein each of the additional standardized testing structure comprises;additional microbumps; and an additional plurality of electrically interconnected conductive lines in a respective one of the variety of top dies and electrically connected to the additional microbumps, and wherein the plurality of electrically interconnected conductive lines has a same layout as the additional plurality of electrically interconnected conductive lines; and a probing pad configured to be placed in a peripheral region of a bottom die of the CoW structure and electronically connected to the standardized testing structure. - View Dependent Claims (15, 16, 17, 18, 19)
-
Specification