Structure and method of operation for improved gate capacity for 3D NOR flash memory
First Claim
1. A three-dimensional memory cell comprising:
- a first conductive layer;
a third conductive layer spaced apart from the first conductive layer;
a channel conductive layer connecting the first conductive layer and the third conductive layer to form an opening having internal surfaces;
a dielectric layer disposed along the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer and the third conductive layer; and
a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer,wherein the first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of the present invention provide improved three-dimensional memory cells, arrays, devices, and/or the like and associated methods. In one embodiment, a three-dimensional memory cell is provided. The three-dimensional memory cell comprises a first conductive layer; a third conductive layer spaced apart from the first conductive layer; a channel conductive layer connecting the first conductive layer and the third conductive layer to form an opening having internal surfaces; a dielectric layer disposed along the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer and the third conductive layer; and a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer. The first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure.
-
Citations
9 Claims
-
1. A three-dimensional memory cell comprising:
-
a first conductive layer; a third conductive layer spaced apart from the first conductive layer; a channel conductive layer connecting the first conductive layer and the third conductive layer to form an opening having internal surfaces; a dielectric layer disposed along the internal surfaces of the opening surrounded by the first conductive layer, the channel conductive layer and the third conductive layer; and a second conductive layer interposed and substantially filling a remaining open portion formed by the dielectric layer, wherein the first conductive layer, the dielectric layer, and the second conductive layer are configured to form a staircase structure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification