Data processing in a multiple processor system to maintain multiple processor cache memory access coherency
First Claim
1. A data processing system comprising:
- at least one page mover positioned closer to a main memory of multiple processors and is connected to cache memories of at least one cache level shared between the multiple processors, the main memory and to multiple processors to move data between the cache memories of the at least one cache level, the main memory and the multiple processors, wherein in response to a request from one requesting processor of the multiple processors, the at least one page mover fetches data of a storage area line-wise from at least one of the following memories;
the cache memories of the at least one cache level or the main memory maintaining multiple processor cache memory access coherency;
wherein the at least one page mover comprises a data processing engine which performs filtering of the fetched data, wherein the data processing engine comprises at least one filter engine to filter data of a storage area line-wise by comparing elements of a fetched line from a source address of one or more of the at least one cache level or the main memory with filter arguments to create a bitmask, and to write comparison results as bitmask data in a bitmask buffer of a target storage area located at a target address of one or more of the at least one cache level or the main memory based on a corresponding request from one processor of the multiple processors containing a filter command with the filter arguments and source and target information; and
wherein the page mover moves processed data to at least one of the following components;
cache memories of the at least one cache level, the main memory or the requesting processor maintaining multiple processor cache memory access coherency.
1 Assignment
0 Petitions
Accused Products
Abstract
A data processing system including multiple processors with a hierarchical cache structure comprising multiple levels of cache between the processors and a main memory, wherein at least one page mover is positioned closer to the main memory and is connected to the cache memories of the at least one shared cache level (L2, L3, L4), the main memory and to the multiple processors to move data between the cache memories of the at least one shared cache level, the main memory and the processors. In response to a request from one of the processors, the at least one page mover fetches data of a storage area line-wise from at least one of the following memories: the cache memories and the main memory maintaining multiple processor cache memory access coherency.
-
Citations
12 Claims
-
1. A data processing system comprising:
-
at least one page mover positioned closer to a main memory of multiple processors and is connected to cache memories of at least one cache level shared between the multiple processors, the main memory and to multiple processors to move data between the cache memories of the at least one cache level, the main memory and the multiple processors, wherein in response to a request from one requesting processor of the multiple processors, the at least one page mover fetches data of a storage area line-wise from at least one of the following memories;
the cache memories of the at least one cache level or the main memory maintaining multiple processor cache memory access coherency;wherein the at least one page mover comprises a data processing engine which performs filtering of the fetched data, wherein the data processing engine comprises at least one filter engine to filter data of a storage area line-wise by comparing elements of a fetched line from a source address of one or more of the at least one cache level or the main memory with filter arguments to create a bitmask, and to write comparison results as bitmask data in a bitmask buffer of a target storage area located at a target address of one or more of the at least one cache level or the main memory based on a corresponding request from one processor of the multiple processors containing a filter command with the filter arguments and source and target information; and wherein the page mover moves processed data to at least one of the following components;
cache memories of the at least one cache level, the main memory or the requesting processor maintaining multiple processor cache memory access coherency. - View Dependent Claims (2, 3, 4)
-
-
5. A method of data processing in a multiple processor system with a hierarchical cache structure comprising multiple levels of cache between multiple processors and a main memory of the multiple processors, wherein at least cache memories of one cache level are shared between said multiple processors, said method comprising:
-
based on a request from one processor of said multiple processors, fetching data of a storage area line-wise from at least one of the following memories;
said cache memories of said at least one cache level or said main memory to at least one page mover maintaining multiple processor cache memory access coherency;performing data processing operations comprising filtering of said fetched data in the at least one page mover, said at least one page mover positioned closer to said main memory and connected to said cache memories of said at least one cache level, said main memory and to said multiple processors to move data between said cache memories of said at least one cache level, said main memory or said multiple processors, the filtering comprising, based on a request from one processor of said multiple processors containing a filter command with filter arguments and source and target information data of a storage area, filtering line-wise by comparing elements of a fetched line from a source address of said at least one cache level or said main memory with filter arguments, wherein comparison results are written in a bitmask buffer located at a target address of said at least one cache level or said main memory; and moving processed data from said at least one page mover to at least one of the following components;
cache memories of said at least one cache level, said main memory or the requesting processor maintaining multiple processor cache memory access coherency. - View Dependent Claims (6, 7, 8)
-
-
9. A computer program product for data processing in a multiple processor system with a hierarchical cache structure comprising multiple levels of cache between multiple processors and a main memory of the multiple processors, wherein at least cache memories of one cache level are shared between said multiple processors, said computer program product comprising:
a non-transitory computer readable storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method comprising; based on a request from one processor of said multiple processors, fetching data of a storage area line-wise from at least one of the following memories;
said cache memories of said at least one cache level or said main memory to at least one page mover maintaining multiple processor cache memory access coherency;performing data processing comprising filtering of said fetched data in the at least one page mover, said at least one page mover positioned closer to said main memory and connected to said cache memories of said at least one cache level, said main memory and to said multiple processors to move data between said cache memories of said at least one cache level, said main memory or said multiple processors, the filtering comprising, based on a request from one processor of said multiple processors containing a filter command with filter arguments and source and target information data of a storage area, filtering line-wise by comparing elements of a fetched line from a source address of said at least one cache level or said main memory with filter arguments, wherein comparison results are written in a bitmask buffer located at a target address of said at least one cache level or said main memory; and moving processed data from said at least one page mover to at least one of the following components;
cache memories of said at least one cache level, said main memory or the requesting processor maintaining multiple processor cache memory access coherency.- View Dependent Claims (10, 11, 12)
Specification