Local error detection and global error correction
First Claim
Patent Images
1. A method, comprising:
- computing local error detection (LED) information per cache line segment of data associated with a rank of a memory, based on an error detection code;
generating a global error correction (GEC) information for the cache line segment based on an error correction code;
checking data fidelity in response to each memory read operation, based on the LED information, to identify a presence of an error and an error location, at a given cache line segment, of the error among cache line segments of the rank, along with locations of error-free segments; and
correcting the cache line segment having the error based on the GEC information, in response to identifying the error, using the error location to apply correction to the cache line segment having the error, and reconstructing data corresponding to the error using the locations of error-free segments as identified by the LED information for the segments.
2 Assignments
0 Petitions
Accused Products
Abstract
An example system in accordance with an aspect of the present disclosure is to use local error detection (LED) and global error correction (GEC) information to check data fidelity and correct an error. The LED is to be calculated per cache line segment of data associated with a rank of a memory. Data fidelity may be checked in response to a memory read operation, based on the LED information, to identify a presence of an error and the location of the error among cache line segments of the rank. The cache line segment having the error may be corrected based on the GEC information, in response to identifying the error.
34 Citations
15 Claims
-
1. A method, comprising:
-
computing local error detection (LED) information per cache line segment of data associated with a rank of a memory, based on an error detection code; generating a global error correction (GEC) information for the cache line segment based on an error correction code; checking data fidelity in response to each memory read operation, based on the LED information, to identify a presence of an error and an error location, at a given cache line segment, of the error among cache line segments of the rank, along with locations of error-free segments; and correcting the cache line segment having the error based on the GEC information, in response to identifying the error, using the error location to apply correction to the cache line segment having the error, and reconstructing data corresponding to the error using the locations of error-free segments as identified by the LED information for the segments. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method, comprising:
-
performing a local error detection (LED) in response to each memory read operation, based on an error detection code computed over a cache line segment, to detect an error location, at a given cache line segment, of an error at a chip-granularity among N data chips in a rank, along with locations of error-free segments; performing a global error correction (GEC) over the cache line segment on the N data chips in the rank in response to detecting the error, the GEC based on an error correction code to generate GEC information; and reconstructing data segments having the error by using the error location at the given cache line segment among the cache line segments to apply correction to the cache line segment having the error, and reconstructing data corresponding to the error, based on the locations of error-free segments as identified by the LED information for those segments, and the GEC information for those segments. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13)
-
-
14. A memory controller to:
-
verify data fidelity, in response to each memory read operation, based on local error detection (LED) information for a cache line segment of data associated with a rank of a memory; identify a presence and an error location, at a given cache line segment, of an error among cache line segments of the rank according to the LED information, along with locations of error-free segments; generate a global error correction (GEC) information for the cache line segment based on an error correction code; and correct the cache line segment having the error based on the GEC information, in response to identifying the error, using the error location at the given cache line segment among the cache line segments to apply correction to the cache line segment having the error, and reconstructing data corresponding to the error using the locations of error-free segments as identified by the LED information for those segments. - View Dependent Claims (15)
-
Specification