System, apparatus and method for integrating non-peripheral component interconnect (PCI) resources into a personal computer system
First Claim
Patent Images
1. A processor comprising:
- an adapter adapted on a single semiconductor die to communicate with a first component via a first interconnect compatible with a first protocol and to communicate with an interface via a second interconnect compatible with a second protocol;
the interface adapted on the single semiconductor die and coupled to the adapter, the interface to perform enumeration for a plurality of heterogeneous resources coupled to a third interconnect; and
the third interconnect adapted on the single semiconductor die to provide interconnection and routing of communications between the interface and the plurality of heterogeneous resources, each including an intellectual property (IP) core and a shim, wherein the shim is to couple between the IP core and the third interconnect, the processor to operate in accordance with the first protocol and the IP core to operate in accordance with the second protocol.
1 Assignment
0 Petitions
Accused Products
Abstract
In one embodiment, the present invention includes an apparatus having an adapter to communicate according to a personal computer (PC) protocol and a second protocol. A first interface coupled to the adapter is to perform address translation and ordering of transactions received from upstream of the adapter. The first interface is coupled in turn to heterogeneous resources, each of which includes an intellectual property (IP) core and a shim, where the shim is to implement a header of the PC protocol for the IP core to enable its incorporation into the apparatus without modification. Other embodiments are described and claimed.
32 Citations
20 Claims
-
1. A processor comprising:
-
an adapter adapted on a single semiconductor die to communicate with a first component via a first interconnect compatible with a first protocol and to communicate with an interface via a second interconnect compatible with a second protocol; the interface adapted on the single semiconductor die and coupled to the adapter, the interface to perform enumeration for a plurality of heterogeneous resources coupled to a third interconnect; and the third interconnect adapted on the single semiconductor die to provide interconnection and routing of communications between the interface and the plurality of heterogeneous resources, each including an intellectual property (IP) core and a shim, wherein the shim is to couple between the IP core and the third interconnect, the processor to operate in accordance with the first protocol and the IP core to operate in accordance with the second protocol. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A system-on-chip (SoC) comprising:
-
a processor adapted on a semiconductor die; a host interface adapted on the semiconductor die to couple to the processor, the host interface to couple the processor to a memory and an adapter; the adapter to couple to the host interface to communicate with the host interface via a first interconnect to operate according to a peripheral component interconnect express (PCIe)-compatible protocol and to communicate with a second interface via a second interconnect to operate according to an advanced extensible interface (AXI)/open core protocol (OCP)-compatible protocol; the second interface adapted on the semiconductor die to couple to the adapter, the second interface to perform common functionality for a plurality of heterogeneous resources to couple to a third interconnect; and the third interconnect adapted on the semiconductor die to couple the second interface to the plurality of heterogeneous resources, each of the plurality of heterogeneous resources including a core and an interface logic, wherein the SoC is to operate according to the PCIe-compatible protocol and at least one of the cores is to operate according to the AXI/OCP protocol. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A machine-readable medium having stored thereon instructions, which if performed by a machine cause the machine to perform a method comprising:
-
communicating, via an adapter of a system on a chip (SoC), with a first component according to a peripheral component interconnect (PCI)-compatible protocol and communicating with a first interface according to a second protocol; performing address translation and ordering of transactions received from the first component in the first interface; translating configuration cycles of the PCI-compatible protocol into a format for the second protocol; and communicating between the first interface and a plurality of heterogeneous resources, via an interconnect, each of the plurality of heterogeneous resources including a core and an interface logic, wherein the SoC is to operate according to the PCI-compatible protocol and at least some of the cores to operate according to the second protocol. - View Dependent Claims (19, 20)
-
Specification